数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD5735ACPZ-REEL7 数据表(PDF) 8 Page - Analog Devices

部件名 AD5735ACPZ-REEL7
功能描述  Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA
Download  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD5735ACPZ-REEL7 数据表(HTML) 8 Page - Analog Devices

Back Button AD5735ACPZ-REEL7 Datasheet HTML 4Page - Analog Devices AD5735ACPZ-REEL7 Datasheet HTML 5Page - Analog Devices AD5735ACPZ-REEL7 Datasheet HTML 6Page - Analog Devices AD5735ACPZ-REEL7 Datasheet HTML 7Page - Analog Devices AD5735ACPZ-REEL7 Datasheet HTML 8Page - Analog Devices AD5735ACPZ-REEL7 Datasheet HTML 9Page - Analog Devices AD5735ACPZ-REEL7 Datasheet HTML 10Page - Analog Devices AD5735ACPZ-REEL7 Datasheet HTML 11Page - Analog Devices AD5735ACPZ-REEL7 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 48 page
background image
AD5735
Data Sheet
Rev. B | Page 8 of 48
TIMING CHARACTERISTICS
AVDD = VBOOST_x = 15 V; AVSS = −15 V; DVDD = 2.7 V to 5.5 V; AVCC = 4.5 V to 5.5 V; dc-to-dc converter disabled; AGND = DGND =
GNDSWx = 0 V; REFIN = 5 V; voltage outputs: RL = 1 kΩ, CL = 220 pF; current outputs: RL = 300 Ω; all specifications TMIN to TMAX,
unless otherwise noted.
Table 3.
Parameter1, 2, 3
Limit at TMIN, TMAX
Unit
Description
t1
33
ns min
SCLK cycle time
t2
13
ns min
SCLK high time
t3
13
ns min
SCLK low time
t4
13
ns min
SYNC falling edge to SCLK falling edge setup time
t5
13
ns min
24th/32nd SCLK falling edge to SYNC rising edge (see Figure 76)
t6
198
ns min
SYNC high time
t7
5
ns min
Data setup time
t8
5
ns min
Data hold time
t9
20
µs min
SYNC rising edge to LDAC falling edge (all DACs updated or any channel has
digital slew rate control enabled)
5
µs min
SYNC rising edge to LDAC falling edge (single DAC updated)
t10
10
ns min
LDAC pulse width low
t11
500
ns max
LDAC falling edge to DAC output response time
t12
See Table 2
µs max
DAC output settling time
t13
10
ns min
CLEAR high time
t14
5
µs max
CLEAR activation time
t15
40
ns max
SCLK rising edge to SDO valid
t16
SYNC rising edge to DAC output response time (LDAC = 0)
21
µs min
All DACs updated
5
µs min
Single DAC updated
t17
500
ns min
LDAC falling edge to SYNC rising edge
t18
800
ns min
RESET pulse width
t194
SYNC high to next SYNC low (digital slew rate control enabled)
20
µs min
All DACs updated
5
µs min
Single DAC updated
1
Guaranteed by design and characterization; not production tested.
2
All input signals are specified with tRISE = tFALL = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.2 V.
3
See Figure 3, Figure 4, Figure 5, and Figure 6.
4
This specification applies if LDAC is held low during the write cycle; otherwise, see t9.


类似零件编号 - AD5735ACPZ-REEL7

制造商部件名数据表功能描述
logo
Analog Devices
AD5735ACPZ AD-AD5735ACPZ Datasheet
1Mb / 34P
   Quad Channel, 16-Bit, Serial Input, 4-20mA & Voltage Output DAC, Dynamic Power Control
Rev. PrG
More results

类似说明 - AD5735ACPZ-REEL7

制造商部件名数据表功能描述
logo
Analog Devices
AD5737 AD-AD5737_12 Datasheet
1Mb / 44P
   Quad-Channel, 12-Bit, Serial Input, 4 mA to 20 mA Output
REV. B
AD420 AD-AD420 Datasheet
144Kb / 11P
   Serial Input 16-Bit 4 mA-20 mA, 0 mA-20 mA DAC
REV. F
AD5757 AD-AD5757_11 Datasheet
1Mb / 44P
   Quad Channel, 16-Bit,Serial Input, 4 mA to 20 mA Output DAC, Dynamic Power Control
REV. A
AD5421 AD-AD5421_13 Datasheet
726Kb / 36P
   16-Bit, Serial Input, Loop-Powered, 4 mA to 20 mA DAC
Rev. F
AD5421 AD-AD5421_11 Datasheet
757Kb / 32P
   16-Bit, Serial Input, Loop-Powered, 4 mA to 20 mA DAC
REV. 0
AD5755 AD-AD5755_11 Datasheet
2Mb / 48P
   Quad Channel, 16-Bit, Serial Input, 4 mA to 20 mA and Voltage Output DAC, Dynamic Power Control
REV. 0
AD5755-1 AD-AD5755-1_11 Datasheet
1Mb / 48P
   Quad Channel, 16-Bit,Serial Input, 4 mA to 20 mA and Voltage Output DAC,Dynamic Power Control
REV. A
AD420 AD-AD420_11 Datasheet
303Kb / 16P
   Serial Input 16-Bit 4 mA??0 mA, 0 mA??0 mA DAC
Rev. H
AD420ANZ-32 AD-AD420ANZ-32 Datasheet
303Kb / 16P
   Serial Input 16-Bit 4 mA??0 mA, 0 mA??0 mA DAC
Rev. H
AD420 AD-AD420_15 Datasheet
303Kb / 16P
   Serial Input 16-Bit 4 mA??0 mA, 0 mA??0 mA DAC
Rev. H
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com