数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FM25CL64B-DG 数据表(PDF) 3 Page - Ramtron International Corporation

部件名 FM25CL64B-DG
功能描述  64Kb Serial 3V F-RAM Memory
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RAMTRON [Ramtron International Corporation]
网页  http://www.ramtron.com
标志 RAMTRON - Ramtron International Corporation

FM25CL64B-DG 数据表(HTML) 3 Page - Ramtron International Corporation

  FM25CL64B-DG Datasheet HTML 1Page - Ramtron International Corporation FM25CL64B-DG Datasheet HTML 2Page - Ramtron International Corporation FM25CL64B-DG Datasheet HTML 3Page - Ramtron International Corporation FM25CL64B-DG Datasheet HTML 4Page - Ramtron International Corporation FM25CL64B-DG Datasheet HTML 5Page - Ramtron International Corporation FM25CL64B-DG Datasheet HTML 6Page - Ramtron International Corporation FM25CL64B-DG Datasheet HTML 7Page - Ramtron International Corporation FM25CL64B-DG Datasheet HTML 8Page - Ramtron International Corporation FM25CL64B-DG Datasheet HTML 9Page - Ramtron International Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 14 page
background image
FM25CL64B - 64Kb 3V SPI F-RAM
Rev. 1.2
Feb. 2011
Page 3 of 14
Overview
The FM25CL64B is a serial F-RAM memory. The
memory array is logically organized as 8,192 x 8 and
is accessed using an industry standard Serial
Peripheral Interface or SPI bus. Functional operation
of the F-RAM is similar to serial EEPROMs. The
major difference between the FM25CL64B and a
serial EEPROM with the same pinout is the F-
RAM’s superior write performance.
Memory Architecture
When accessing the FM25CL64B, the user addresses
8,192 locations of 8 data bits each. These data bits
are shifted serially. The addresses are accessed using
the SPI protocol, which includes a chip select (to
permit multiple devices on the bus), an op-code, and
a two-byte address. The upper 3 bits of the address
range are ‘don’t care’ values. The complete address
of 13-bits specifies each byte address uniquely.
Most functions of the FM25CL64B either are
controlled by the SPI interface or are handled
automatically by on-board circuitry. The access time
for memory operation is essentially zero, beyond the
time needed for the serial protocol. That is, the
memory is read or written at the speed of the SPI bus.
Unlike an EEPROM, it is not necessary to poll the
device for a ready condition since writes occur at bus
speed. So, by the time a new bus transaction can be
shifted into the device, a write operation will be
complete. This is explained in more detail in the
interface section.
Users expect several obvious system benefits from
the FM25CL64B due to its fast write cycle and high
endurance as compared with EEPROM. In addition
there are less obvious benefits as well. For example
in a high noise environment, the fast-write operation
is less susceptible to corruption than an EEPROM
since it is completed quickly. By contrast, an
EEPROM requiring milliseconds to write is
vulnerable to noise during much of the cycle.
Note: The FM25CL64B contains no power
management circuits other than a simple internal
power-on
reset
circuit.
It
is
the
user’s
responsibility to ensure that VDD is within
datasheet
tolerances
to
prevent
incorrect
operation. It is recommended that the part is not
powered down with chip enable active.
Serial Peripheral Interface – SPI Bus
The FM25CL64B employs a Serial Peripheral
Interface (SPI) bus. It is specified to operate at speeds
up to 20 MHz. This high-speed serial bus provides
high performance serial communication to a host
microcontroller. Many common microcontrollers
have hardware SPI ports allowing a direct interface.
It is quite simple to emulate the port using ordinary
port pins for microcontrollers that do not. The
FM25CL64B operates in SPI Mode 0 and 3.
The SPI interface uses a total of four pins: clock,
data-in, data-out, and chip select. A typical system
configuration uses one or more FM25CL64B devices
with a microcontroller that has a dedicated SPI port,
as Figure 2 illustrates. Note that the clock, data-in,
and data-out pins are common among all devices.
The Chip Select and Hold pins must be driven
separately for each FM25CL64B device.
For a microcontroller that has no dedicated SPI bus, a
general purpose port may be used. To reduce
hardware resources on the controller, it is possible to
connect the two data pins (SI, SO) together and tie
off (high) the /HOLD pin. Figure 3 shows a
configuration that uses only three pins.
Protocol Overview
The SPI interface is a synchronous serial interface
using clock and data pins. It is intended to support
multiple devices on the bus. Each device is activated
using a chip select. Once chip select is activated by
the bus master, the FM25CL64B will begin
monitoring the clock and data lines. The relationship
between the falling edge of /CS, the clock and data is
dictated by the SPI mode. The device will make a
determination of the SPI mode on the falling edge of
each chip select. While there are four such modes, the
FM25CL64B supports Modes 0 and 3. Figure 4
shows the required signal relationships for Modes 0
and 3.
For both modes, data is clocked into the
FM25CL64B on the rising edge of SCK and data is
expected on the first rising edge after /CS goes
active. If the clock begins from a high state, it will
fall prior to beginning data transfer in order to create
the first rising edge.
The SPI protocol is controlled by op-codes. These
op-codes specify the commands to the device. After
/CS is activated the first byte transferred from the bus
master is the op-code. Following the op-code, any
addresses and data are then transferred. Note that the
WREN and WRDI op-codes are commands with no
subsequent data transfer.
Important: The /CS pin must go inactive after an
operation is complete and before a new op-code
can be issued. There is one valid op-code only per
active chip select.


类似零件编号 - FM25CL64B-DG

制造商部件名数据表功能描述
logo
Cypress Semiconductor
FM25CL64B-DG CYPRESS-FM25CL64B-DG Datasheet
509Kb / 14P
   64Kb Serial 3V F-RAM Memory
FM25CL64B-DG CYPRESS-FM25CL64B-DG Datasheet
444Kb / 17P
   64Kb Serial 3V F-RAM Memory
FM25CL64B-DGTR CYPRESS-FM25CL64B-DGTR Datasheet
509Kb / 14P
   64Kb Serial 3V F-RAM Memory
FM25CL64B-DGTR CYPRESS-FM25CL64B-DGTR Datasheet
444Kb / 17P
   64Kb Serial 3V F-RAM Memory
More results

类似说明 - FM25CL64B-DG

制造商部件名数据表功能描述
logo
Cypress Semiconductor
FM25CL64B CYPRESS-FM25CL64B_13 Datasheet
444Kb / 17P
   64Kb Serial 3V F-RAM Memory
FM24CL64B CYPRESS-FM24CL64B_13 Datasheet
342Kb / 13P
   64Kb Serial 3V F-RAM Memory
logo
Ramtron International C...
FM24CL64B RAMTRON-FM24CL64B Datasheet
225Kb / 12P
   64Kb Serial 3V F-RAM Memory
logo
Cypress Semiconductor
FM25CL64B CYPRESS-FM25CL64B Datasheet
509Kb / 14P
   64Kb Serial 3V F-RAM Memory
FM24CL64B CYPRESS-FM24CL64B Datasheet
354Kb / 13P
   64Kb Serial 3V F-RAM Memory
FM25CL64B-GA CYPRESS-FM25CL64B-GA Datasheet
425Kb / 15P
   Automotive Temp. 64Kb Serial 3V F-RAM Memory
FM24C64B CYPRESS-FM24C64B_13 Datasheet
352Kb / 15P
   64Kb Serial 5V F-RAM Memory
logo
Ramtron International C...
FM25640B RAMTRON-FM25640B Datasheet
213Kb / 13P
   64Kb Serial 5V F-RAM Memory
FM25640C RAMTRON-FM25640C Datasheet
321Kb / 13P
   64Kb Serial 5V F-RAM Memory
FM24C64B RAMTRON-FM24C64B Datasheet
293Kb / 12P
   64Kb Serial 5V F-RAM Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com