数据搜索系统,热门电子元器件搜索 |
|
FM24C16C 数据表(PDF) 2 Page - Ramtron International Corporation |
|
FM24C16C 数据表(HTML) 2 Page - Ramtron International Corporation |
2 / 12 page FM24C16C - 16Kb 5V I2C F-RAM Rev. 1.1 May 2011 Page 2 of 12 Address Latch ` 256 x 64 FRAM Array Data Latch 8 SDA Counter Serial to Parallel Converter Control Logic SCL WP Figure 1. Block Diagram Pin Description Pin Name Type Pin Description SDA I/O Serial Data Address: This is a bi-directional data pin for the two-wire interface. It employs an open-drain output and is intended to be wire-OR‟d with other devices on the two-wire bus. The input buffer incorporates a Schmitt trigger for noise immunity and the output driver includes slope control for falling edges. A pull-up resistor is required. SCL Input Serial Clock: The serial clock input for the two-wire interface. Data is clocked-out on the falling edge and clocked-in on the rising edge. WP Input Write Protect: When WP is high, the entire array is write-protected. When WP is low, all addresses may be written. This pin is internally pulled down. VDD Supply Supply Voltage (5V) VSS Supply Ground NC - No connect |
类似零件编号 - FM24C16C |
|
类似说明 - FM24C16C |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |