数据搜索系统,热门电子元器件搜索 |
|
STK15C88 数据表(PDF) 3 Page - Cypress Semiconductor |
|
STK15C88 数据表(HTML) 3 Page - Cypress Semiconductor |
3 / 17 page STK15C88 Document Number: 001-50593 Rev. *C Page 3 of 17 Pin Configurations Figure 1. Pin Diagram - 28-pin SOIC Table 1. Pin Definitions - 28-pin SOIC Pin Name Alt I/O Type Description A0–A14 Input Address Inputs. Used to select one of the 32,768 bytes of the nvSRAM. DQ0-DQ7 Input or Output Bidirectional Data I/O lines. Used as input or output lines depending on operation. WE W Input Write Enable Input, Active LOW. When the chip is enabled and WE is LOW, data on the I/O pins is written to the specific address location. CE E Input Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip. OE G Input Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate. VSS Ground Ground for the Device. The device is connected to ground of the system. VCC Power Supply Power Supply Inputs to the Device. [+] Feedback |
类似零件编号 - STK15C88_11 |
|
类似说明 - STK15C88_11 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |