数据搜索系统,热门电子元器件搜索 |
|
LC74792JM 数据表(PDF) 11 Page - Sanyo Semicon Device |
|
LC74792JM 数据表(HTML) 11 Page - Sanyo Semicon Device |
11 / 25 page No. 5965-11/25 LC74792, 74792JM Command 2 (VPS/PDC control command 2) • First byte DA 0 to 7 Register Contents Notes Status Function 7 — 1 First byte identification bit 6 — 1 Command 2 identification code. 5 — 1 VPS/PDC control settings 2. 4 — 1 3 — 0 2 — 0 1 — 1 0 — 0 • Second byte DA 0 to 7 Register Contents Notes Status Function 7 — 0 Second byte identification bit 6 VMWSE2 0 From the vertical mask period start return period CPOUT pin (pin 11) vertical mask 1 From 10H before the vertical mask period start return period period switching 2 5 VMWSEL 0 The vertical mask period is the return period CPOUT pin (pin 11) vertical mask 1 The vertical mask period is 9H period switching 4 HBS2 0 Clock run discrimination 1 (2 times) Clock run discrimination circuit setting 1 Clock run discrimination 2 (4 times) 3 HBS1 0 Framing code discrimination 1 Framing code discrimination selection 1 Framing code discrimination 2 (A single bad bit is ignored) 0 Error check enabled (The error check can be turned on or off on 2 BMS per-byte basis.) 1 Error check disabled (Applications can select whether data with errors is held or written for each byte.) 1 EMS 0 Data hold 1 Data write (Error bits are set to 0 in VPS mode) Error check turned on for unused bytes 0 VPS: bytes 3, 4, and 6 to 10, PDC: bytes 7 to 12 Header 1: bytes 14 to 37, 2: 14 to 29, 3 14 to 21. 0 DCE Status 1 (3): bytes 7 to 25, status 2 (4) bytes 7 to 35. Error check turned off for unused bytes 1 VPS: bytes 3, 4, and 6 to 10, PDC: bytes 7 to 12 Header 1: bytes 14 to 37, 2: 14 to 29, 3 14 to 21. Status 1 (3): bytes 7 to 25, status 2 (4) bytes 7 to 35. When set to 0: If there are no errors in bytes for which the error check is turned on, those bytes will be written to P-S (COM7-9). When set to 1: Data is written to P-S regardless of whether or not errors occurred. When error checking is enabled, specifies the processing when an error occurs in a byte for which error checking was turned off Error check setting for unused data bytes Biphase (VPS), Hamming (PDC), Odd parity (header) Note: All registers are cleared to 0 when the IC is reset by the RST pin. |
类似零件编号 - LC74792JM |
|
类似说明 - LC74792JM |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |