数据搜索系统,热门电子元器件搜索 |
|
LC72362N 数据表(PDF) 7 Page - Sanyo Semicon Device |
|
LC72362N 数据表(HTML) 7 Page - Sanyo Semicon Device |
7 / 13 page Continued from preceding page. No. 5065-7/13 LC72358N, 72362N, 72366 Continued on next page. Pin No. Symbol I/O I/O type Function 76 73 31 75 74 72 71 V SS V DD V DD FMIN AMIN SUBPD EO3 — I I O O — Input Input CMOS tristate CMOS tristate Power supply connections FM VCO (local oscillator) input This pin is selected by the PLL instruction CW1 (b1, b0 are ignored). Capacitor coupling must be used for signal input. Input is disabled when the HOLD pin is set low in the hold enable state. Input is disabled in clock stop mode, during the power-on reset, and in the PLL stop state. AM VCO (local oscillator) input This pin is selected and the band set by the PLL instruction CW1 (b1, b0). Capacitor coupling must be used for signal input. Input is disabled when the HOLD pin is set low in the hold enable state. Input is disabled in clock stop mode, during the power-on reset, and in the PLL stop state. Sub-charge pump output This pin, in combination with the main charge pump, allows the construction of a high- speed locking circuit. The DZC instruction controls the sub-charge pump. This pin goes to the high-impedance state when the HOLD pin is set low in the hold enable state. This pin goes to the high-impedance state in clock stop mode, during the power-on reset, and in the PLL stop state. Second PLL charge pump output This pin outputs a low level when the frequency generated by dividing the local oscillator signal frequency by N is higher than the reference frequency, and a high level when that frequency is lower. This pin goes to the high-impedance state when the frequencies match. (Note that this pin’s output logic is the opposite of that of the EO1 and EO2 pins.) This pin goes to the high-impedance state when the HOLD pin is set low in the hold enable state. This pin goes to the high-impedance state in clock stop mode, during the power-on reset, and in the PLL stop state. b1 b0 Band 1 0 2 to 40 MHz (SW) 1 1 0.5 to 10 MHz (MW, LW) b3 b2 Operation 0 0 High impedance 0 1 Only operates in the unlocked state (450 kHz) 1 0 Only operates in the unlocked state (900 kHz) 1 1 Normal operation |
类似零件编号 - LC72362N |
|
类似说明 - LC72362N |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |