数据搜索系统,热门电子元器件搜索 |
|
ADXRS450 数据表(PDF) 6 Page - Analog Devices |
|
ADXRS450 数据表(HTML) 6 Page - Analog Devices |
6 / 28 page ADXRS450 Rev. 0 | Page 6 of 28 12 3 4 5 6 7 14 13 12 11 10 9 8 TOP VIEW (Not to Scale) Figure 4. LCC_V Pin Configuration 1 2 3 4 5 6 7 BACK VIEW (Not to Scale) NC = NO CONNECT 14 13 12 11 10 9 8 Figure 5. LCC_V Pin Configuration, Horizontal Layout Table 5. 14-Lead LCC_V Pin Function Descriptions Pin No. Mnemonic Description 1 AVSS Analog Ground. 2 AVDD Analog Regulated Voltage. See Figure 22 for the applications circuit diagram. 3 MISO Master In/Slave Out. 4 DVDD Digital Regulated Voltage. See Figure 22 for the applications circuit diagram. 5 SCLK SPI Clock. 6 CP5 High Voltage Supply. See Figure 22 for the applications circuit diagram. 7 RSVD Reserved. This pin must be connected to DVSS. 8 RSVD Reserved. This pin must be connected to DVSS. 9 VX High Voltage Switching Node. See Figure 22 for the applications circuit diagram. 10 CS Chip Select. 11 DVSS Digital Signal Ground. 12 MOSI Master Out/Slave In. 13 PSS Switching Regulator Ground. 14 PDD Supply Voltage. |
类似零件编号 - ADXRS450_11 |
|
类似说明 - ADXRS450_11 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |