数据搜索系统,热门电子元器件搜索 |
|
LB1872 数据表(PDF) 8 Page - Sanyo Semicon Device |
|
LB1872 数据表(HTML) 8 Page - Sanyo Semicon Device |
8 / 11 page No. 5625-8/11 LB1872 Continued from preceding page. Pin No. Symbol Pin function Equivalent circuit 20 LD Phase lock detector output This pin goes to the on state when the PLL phase is locked. This is an open collector output. 21 N2 Divisor switch Low: 0 to 1.0 V Middle: 2.0 to 3.0 V High: 4.0 V to VREG This pin goes to the middle level when open. 22 N1 Divisor switch and external clock input Low: 0 to 1.5 V High: 3.5 V to VREG This pin functions as the external clock input pin when N2 is at the middle level. This pin goes to the high level when open. 23 S/S Start/stop control Low: Start High: Stop This pin goes to the high level when open. 24 FGS FG pulse-converted output This pin outputs the post-hysteresis comparator FG signal. This is an open collector output. 25 FGOUT FG amplifier output If noise in the FG signal is a problem, e.g. if discharge noise is detected, insert a capacitor (about 0.01 to 0.1 µF) between this pin and ground. Continued on next page. FG schmitt comparator |
类似零件编号 - LB1872 |
|
类似说明 - LB1872 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |