数据搜索系统,热门电子元器件搜索 |
|
AD7468BRTZ-REEL7 数据表(PDF) 1 Page - Analog Devices |
|
AD7468BRTZ-REEL7 数据表(HTML) 1 Page - Analog Devices |
1 / 28 page 1.6 V, Micropower 12-/10-/8-Bit ADCs AD7466/AD7467/AD7468 Rev. C Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringements of patents or other rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2003–2007 Analog Devices, Inc. All rights reserved. FEATURES Specified for VDD of 1.6 V to 3.6 V Low power: 0.62 mW typical at 100 kSPS with 3 V supplies 0.48 mW typical at 50 kSPS with 3.6 V supplies 0.12 mW typical at 100 kSPS with 1.6 V supplies Fast throughput rate: 200 kSPS Wide input bandwidth: 71 dB SNR at 30 kHz input frequency Flexible power/serial clock speed management No pipeline delays High speed serial interface: SPI/QSPI™/MICROWIRE™/DSP compatible Automatic power-down Power-down mode: 8 nA typical 6-lead SOT-23 package 8-lead MSOP package APPLICATIONS Battery-powered systems Medical instruments Remote data acquisition Isolated data acquisition FUNCTIONAL BLOCK DIAGRAM AD7466/AD7467/AD7468 12-/10-/8-BIT SUCCESSIVE APPROXIMATION ADC CONTROL LOGIC GND VDD VIN SCLK SDATA T/H CS Figure 1. GENERAL DESCRIPTION The AD7466/AD7467/AD74681 are 12-/10-/8-bit, high speed, low power, successive approximation analog-to-digital converters (ADCs), respectively. The parts operate from a single 1.6 V to 3.6 V power supply and feature throughput rates up to 200 kSPS with low power dissipation. The parts contain a low noise, wide bandwidth track-and-hold amplifier, which can handle input frequencies in excess of 3 MHz. The conversion process and data acquisition are controlled using CS and the serial clock, allowing the devices to interface with microprocessors or DSPs. The input signal is sampled on the falling edge of CS, and the conversion is also initiated at this point. There are no pipeline delays associated with the part. The reference for the part is taken internally from VDD. This allows the widest dynamic input range to the ADC. Thus, the analog input range for the part is 0 V to VDD. The conversion rate is determined by the SCLK. 1 Protected by U.S. Patent No. 6,681,332. PRODUCT HIGHLIGHTS 1. Specified for supply voltages of 1.6 V to 3.6 V. 2. 12-, 10-, and 8-bit ADCs in SOT-23 and MSOP packages. 3. High throughput rate with low power consumption. Power consumption in normal mode of operation at 100 kSPS and 3 V is 0.9 mW maximum. 4. Flexible power/serial clock speed management. The conversion rate is determined by the serial clock, allowing the conversion time to be reduced through increases in the serial clock speed. Automatic power-down after conversion allows the average power consumption to be reduced when in power-down. Current consumption is 0.1 μA maximum and 8 nA typically when in power-down. 5. Reference derived from the power supply. 6. No pipeline delay. 7. The part features a standard successive approximation ADC with accurate control of conversions via a CS input. |
类似零件编号 - AD7468BRTZ-REEL7 |
|
类似说明 - AD7468BRTZ-REEL7 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |