数据搜索系统,热门电子元器件搜索 |
|
AD8362ARU-REEL 数据表(PDF) 3 Page - Analog Devices |
|
AD8362ARU-REEL 数据表(HTML) 3 Page - Analog Devices |
3 / 32 page AD8362 Rev. D | Page 3 of 32 SPECIFICATIONS VS = 5 V, T = 25°C, ZO = 50 Ω, differential input drive via balun1, VTGT connected to VREF, VOUT tied to VSET, unless otherwise noted. Table 1. Parameter Conditions Min Typ Max Unit OVERALL FUNCTION Maximum Input Frequency 3.8 GHz Input Power Range (Differential) dB referred to 50 Ω impedance level, f ≤ 2.7 GHz, into 1:4 balun1 Nominal Low End of Range −52 dBm Nominal High End of Range 8 dBm Input Voltage Range (Differential) RMS voltage at input terminals, f ≤ 2.7 GHz, into input of the device Nominal Low End of Range 1.12 mV rms Nominal High End of Range 1.12 V rms Input Power Range (S-Sided) Single-ended drive, CW input, f ≤ 2.7 GHz, into input resistive network2 Nominal Low End of Range −40 dBm Nominal High End of Range 0 dBm Input Voltage Range (S-Sided) RMS voltage at input terminals, f ≤ 2.7 GHz Nominal Low End of Range 2.23 mV rms Nominal High End of Range 2.23 V rms Input Power Range (S-Sided) Single-ended drive, CW input, f ≥ 2.7 GHz, into matched input network3 Nominal Low End of Range −35 dBm Nominal High End of Range 124 dBm Output Voltage Range RL ≥ 200 Ω to ground Nominal Low End of Range 100 mV Nominal High End of Range In general, VS − 0.1 V 4.9 V Output Scaling (Log Slope) 50 mV/dB Law Conformance Error Over central 60 dB range, f ≤ 2.7 GHz ±0.5 dB RF INPUT INTERFACE Pin INHI, Pin INLO, ac-coupled, at low frequencies Input Resistance Single-ended drive, with respect to DECL 100 Ω Differential drive 200 Ω OUTPUT INTERFACE Pin VOUT Available Output Range RL ≥ 200 Ω to ground 0.1 4.9 V Absolute Voltage Range Nominal Low End of Range Measurement mode, f = 900 MHz, PIN = −52 dBm 0.32 0.48 V Nominal High End of Range Measurement mode, f = 900 MHz, PIN = +8 dBm 3.44 3.52 V Source/Sink Current VOUT held at VS/2, to 1% change 48 mA Slew Rate Rising CL = open 60 V/μs Slew Rate Falling CL = open 5 V/μs Rise Time, 10% to 90% 0.2 V to 1.8 V, CLPF = Open 45 ns Fall Time, 90% to 10% 1.8 V to 0.2 V, CLPF = Open 0.4 μs Wideband Noise CLPF = 1000 pF, fSPOT ≤ 100 kHz 70 nV/√Hz VSET INTERFACE Pin VSET Nominal Input Voltage Range To ±1 dB error 0.5 3.75 V Input Resistance 68 kΩ Scaling (Log Slope) f = 900 MHz 46 50 54 mV/dB Scaling (Log Intercept) f = 900 MHz, into 1:4 balun −64 −60 −56 dBm −77 −73 −69 dBV VOLTAGE REFERENCE Pin VREF Output Voltage 25°C 1.225 1.25 1.275 V Temperature Sensitivity −40°C ≤ TA ≤ +85°C 0.08 mV/°C Output Resistance 8 Ω |
类似零件编号 - AD8362ARU-REEL |
|
类似说明 - AD8362ARU-REEL |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |