数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD5755BCPZx 数据表(PDF) 8 Page - Analog Devices

部件名 AD5755BCPZx
功能描述  Quad Channel, 16-Bit, Serial Input, 4-20mA & Voltage Output DAC, Dynamic Power Control
Download  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD5755BCPZx 数据表(HTML) 8 Page - Analog Devices

Back Button AD5755BCPZx Datasheet HTML 4Page - Analog Devices AD5755BCPZx Datasheet HTML 5Page - Analog Devices AD5755BCPZx Datasheet HTML 6Page - Analog Devices AD5755BCPZx Datasheet HTML 7Page - Analog Devices AD5755BCPZx Datasheet HTML 8Page - Analog Devices AD5755BCPZx Datasheet HTML 9Page - Analog Devices AD5755BCPZx Datasheet HTML 10Page - Analog Devices AD5755BCPZx Datasheet HTML 11Page - Analog Devices AD5755BCPZx Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 34 page
background image
AD5755/AD5735
Preliminary Technical Data
Rev. PrG | Page 8 of 34
TIMING CHARACTERISTICS
AVDD = 15V, AVSS = -15V, VBOOSTA,B,C,D = +10.8 V to +33 V, DVDD = AVCC = 2.7 V to 5.5 V, DCDC disabled, AGND = DGND =
GNDSWA,B,C,D = 0 V, REFIN= +5, VOUT : RL = 1kΩ, CL = 220pF, IOUT : RL = 300Ω, all specifications TMIN to TMAX unless otherwise noted.
Table 4.
Parameter1, 2,3
Limit at TMIN, TMAX
Unit
Description
t1
33
ns min
SCLK cycle time
t2
13
ns min
SCLK high time
t3
13
ns min
SCLK low time
t4
13
ns min
SYNC falling edge to SCLK falling edge setup time
t5
13
ns min
24/32nd SCLK falling edge to SYNC rising edge
t6
198
ns min
SYNC high time
t7
5
ns min
Data setup time
t8
5
ns min
Data hold time
t9
20
µs min
SYNC rising edge to LDAC falling edge (all DACs updated or any
channel has digital slew rate control enabled)
5
µs min
SYNC rising edge to LDAC falling edge (single DAC updated)
t10
10
ns min
LDAC pulse width low
t11
500
ns max
LDAC falling edge to DAC output response time
t12
See AC Performance
Characteristics
µs max
DAC output settling time
t13
10
ns min
CLEAR high time
t14
TBD
µs max
CLEAR activation time
t15
25
ns max
SCLK rising edge to SDO valid (CL SDO = 35 pF)
t16
20
µs min
SYNC rising edge to DAC output response time (LDAC = 0) (all DACs
updated)
5
µs min
SYNC rising edge to DAC output response time (LDAC = 0) (single
DAC updated)
t17
500
ns min
LDAC falling edge to SYNC rising edge
t18
700
ns min
RESET pulse width
t19
20
µs min
SYNC high to next SYNC low (Ramp enabled)
5
µs min
SYNC high to next SYNC low (Ramp disabled)
1 Guaranteed by design and characterization; not production tested.
2 All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.2 V.
3 See Figure 2 , Figure 3 , Figure 4 and Figure 5


类似零件编号 - AD5755BCPZx

制造商部件名数据表功能描述
logo
Analog Devices
AD5755BCPZ-REEL7 AD-AD5755BCPZ-REEL7 Datasheet
2Mb / 48P
   Quad Channel, 16-Bit, Serial Input, 4 mA to 20 mA and Voltage Output DAC, Dynamic Power Control
REV. 0
More results

类似说明 - AD5755BCPZx

制造商部件名数据表功能描述
logo
Analog Devices
AD5755-1 AD-AD5755-1 Datasheet
939Kb / 34P
   Quad Channel, 16-Bit, Serial Input, 4-20mA & Voltage Output DAC, Dynamic Power Control, HART Connectivity
Rev. PrD
AD5757 AD-AD5757 Datasheet
909Kb / 31P
   Quad Channel, 16-Bit, Serial Input, 4-20mA Output DAC, Dynamic Power Control, HART Connectivity
Rev. PrD
AD5757 AD-AD5757_11 Datasheet
1Mb / 44P
   Quad Channel, 16-Bit,Serial Input, 4 mA to 20 mA Output DAC, Dynamic Power Control
REV. A
AD5755 AD-AD5755_11 Datasheet
2Mb / 48P
   Quad Channel, 16-Bit, Serial Input, 4 mA to 20 mA and Voltage Output DAC, Dynamic Power Control
REV. 0
AD5755-1 AD-AD5755-1_11 Datasheet
1Mb / 48P
   Quad Channel, 16-Bit,Serial Input, 4 mA to 20 mA and Voltage Output DAC,Dynamic Power Control
REV. A
AD5360 AD-AD5360 Datasheet
284Kb / 25P
   16-Channel, 16/14-Bit, Serial Input, Voltage-Output DAC
Rev. PrF
AD5360 AD-AD5360_15 Datasheet
624Kb / 29P
   16-Channel, 16-/14-Bit, Serial Input, Voltage-Output DAC
REV. A
AD5370 AD-AD5370_15 Datasheet
652Kb / 29P
   40-Channel,16-Bit, Serial Input, Voltage Output DAC
REV. 0
AD5360 AD-AD5360_08 Datasheet
825Kb / 28P
   16-Channel, 16-/14-Bit, Serial Input, Voltage-Output DAC
REV. A
AD5361 AD-AD5361_15 Datasheet
624Kb / 29P
   16-Channel, 16-/14-Bit, Serial Input, Voltage-Output DAC
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com