数据搜索系统,热门电子元器件搜索 |
|
AD5749ACPZ-RL7 数据表(PDF) 8 Page - Analog Devices |
|
AD5749ACPZ-RL7 数据表(HTML) 8 Page - Analog Devices |
8 / 28 page AD5749 Rev. 0 | Page 8 of 28 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS PIN 1 INDICATOR TOP VIEW (Not to Scale) AD5749 1 SDO/VFAULT 2 CLRSEL 3 CLEAR 4 DVCC 5 GND 6 SYNC/RSET 7 SCLK/OUTEN 8 SDIN/R0 24 DNC 23 DNC 22 GND 21 GND 20 DNC 19 DNC 18 IOUT 17 AVDD NOTES 1. NC = NO CONNECT. 2. THE EXPOSED PADDLE IS TIED TO GND. Figure 4. Pin Configuration Table 5. Pin Function Descriptions Pin No. Mnemonic Description 1 SDO/VFAULT Serial Data Output (SDO). In software mode, this pin is used to clock data from the input shift register in readback mode. Data is clocked out on the rising edge of SCLK and is valid on the falling edge of SCLK. This pin is a CMOS output. 2 CLRSEL In hardware or software mode, this pin selects the clear value, either zero scale or midscale. In software mode, this pin is implemented as a logic OR with the internal CLRSEL bit. 3 CLEAR Active High Input. Asserting this pin sets the output current to zero-scale code or midscale of range selected (user selectable). CLEAR is a logic OR with the internal CLEAR bit. See the Asynchronous Clear (CLEAR) section for more details. 4 DVCC Digital Power Supply. 5 GND Ground Connection. 6 SYNC/RSET Positive Edge-Sensitive Latch (SYNC). In software mode, a rising edge parallel loads the input shift register data into the AD5749 and also updates the output. Resistor Select (RSET). In hardware mode, this pin selects whether the internal or the external current sense resistor is used. If RSET = 0, the external sense resistor is chosen. If RSET = 1, the internal sense resistor is chosen. 7 SCLK/OUTEN Serial Clock Input (SCLK). In software mode, data is clocked into the input shift register on the falling edge of SCLK. This pin operates at clock speeds up to 50 MHz. Output Enable (OUTEN). In hardware mode, this pin acts as an output enable pin. 8 SDIN/R0 Serial Data Input (SDIN). In software mode, data must be valid on the falling edge of SCLK. Range Decode Bit (R0). In hardware mode, this pin, in conjunction with R1, R2, and R3, selects the output current range setting on the part. 9 AD2/R1 Device Addressing Bit (AD2). In software mode, this pin, in conjunction with AD0 and AD1, allows up to eight devices to be addressed on one bus. Range Decode Bit (R1). In hardware mode, this pin, in conjunction with R0, R2, and R3, selects the output current range setting on the part. 10 AD1/R2 Device Addressing Bit (AD1). In software mode, this pin, in conjunction with AD0 and AD2, allows up to eight devices to be addressed on one bus. Range Decode Bit (R2). In hardware mode, this pin, in conjunction with R0, R1, and R3, selects the output current range setting on the part. 11 AD0/R3 Device Addressing Bit (AD0). In software mode, this pin, in conjunction with AD1 and AD2, allows up to eight devices to be addressed on one bus. Range Decode Bit (R3). In hardware mode, this pin, in conjunction with R0, R1, and R2, selects the output current range setting on the part. |
类似零件编号 - AD5749ACPZ-RL7 |
|
类似说明 - AD5749ACPZ-RL7 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |