数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CAT24WC66XA-1.8-GT3C 数据表(PDF) 6 Page - ON Semiconductor

部件名 CAT24WC66XA-1.8-GT3C
功能描述  64-Kb I2C Serial EEPROM with Partial Array Write Protection
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

CAT24WC66XA-1.8-GT3C 数据表(HTML) 6 Page - ON Semiconductor

Back Button CAT24WC66XA-1.8-GT3C Datasheet HTML 2Page - ON Semiconductor CAT24WC66XA-1.8-GT3C Datasheet HTML 3Page - ON Semiconductor CAT24WC66XA-1.8-GT3C Datasheet HTML 4Page - ON Semiconductor CAT24WC66XA-1.8-GT3C Datasheet HTML 5Page - ON Semiconductor CAT24WC66XA-1.8-GT3C Datasheet HTML 6Page - ON Semiconductor CAT24WC66XA-1.8-GT3C Datasheet HTML 7Page - ON Semiconductor CAT24WC66XA-1.8-GT3C Datasheet HTML 8Page - ON Semiconductor CAT24WC66XA-1.8-GT3C Datasheet HTML 9Page - ON Semiconductor CAT24WC66XA-1.8-GT3C Datasheet HTML 10Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 11 page
background image
CAT24WC66
http://onsemi.com
6
WRITE OPERATIONS
Byte Write
In the Byte Write mode, the Master device sends the
START condition and the slave address information (with
the R/W bit set to zero) to the Slave device. After the Slave
generates an acknowledge, the Master sends two 8−bit
address words that are to be written into the address pointers
of the CAT24WC66. After receiving another acknowledge
from the Slave, the Master device transmits the data to be
written into the addressed memory location. The
CAT24WC66 acknowledges once more and the Master
generates the STOP condition. At this time, the device
begins an internal programming cycle to nonvolatile
memory. While the cycle is in progress, the device will not
respond to any request from the Master device.
Page Write
The CAT24WC66 writes up to 32 bytes of data, in a single
write cycle, using the Page Write operation. The page write
operation is initiated in the same manner as the byte write
operation, however instead of terminating after the initial
byte is transmitted, the Master is allowed to send up to 31
additional bytes. After each byte has been transmitted,
CAT24WC66 will respond with an acknowledge, and
internally increment the five low order address bits by one.
The high order bits remain unchanged.
If the Master transmits more than 32 bytes before sending
the STOP condition, the address counter ‘wraps around’,
and previously transmitted data will be overwritten.
When all 32 bytes are received, and the STOP condition
has been sent by the Master, the internal programming cycle
begins. At this point, all received data is written to the
CAT24WC66 in a single write cycle.
Acknowledge Polling
Disabling of the inputs can be used to take advantage of
the typical write cycle time. Once the stop condition is issued
to indicate the end of the host’s write operation,
CAT24WC66 initiates the internal write cycle. ACK polling
can be initiated immediately. This involves issuing the start
condition followed by the slave address for a write
operation. If CAT24WC66 is still busy with the write
operation, no ACK will be returned. If CAT24WC66 has
completed the write operation, an ACK will be returned and
the host can then proceed with the next read or write
operation.
Write Protection
The Write Protection feature allows the user to protect
against inadvertent programming of the memory array. If the
WP pin is tied to VCC, the top 1/4 of the memory array
(locations 1800H to 1FFF) is protected and becomes read
only. The CAT24WC66 will accept both slave and byte
addresses, but the memory location accessed is protected
from programming by the device’s failure to send an
acknowledge after the first byte of data is received.
Figure 7. Byte Write Timing
SLAVE
ADDRESS
S
A
C
K
A
C
K
DATA
A
C
K
S
T
O
P
P
BUS ACTIVITY:
MASTER
SDA LINE
S
T
A
R
T
BYTE ADDRESS
A
C
K
X
XX
A15−A8
A7−A0
Figure 8. Page Write Timing
SLAVE
ADDRESS
S
A
C
K
A
C
K
A
C
K
BUS
MASTER
SDA LINE
S
T
A
R
T
BYTE ADDRESS
DATA n+31
DATA
A
C
K
S
T
O
P
A
C
K
DATA n
A
C
K
P
A
C
K
X
XX
ACTIVITY:
A15−A8
A7−A0
READ OPERATIONS
The READ operation for the CAT24WC66 is initiated in
the same manner as the write operation with one exception,
that R/W bit is set to one. Three different READ operations
are possible: Immediate/Current Address READ, Selective/
Random READ and Sequential READ.
Immediate/Current Address Read
The CAT24WC66’s address counter contains the address
of the last byte accessed, incremented by one. In other
words, if the last READ or WRITE access was to address N,
the READ immediately following would access data from


类似零件编号 - CAT24WC66XA-1.8-GT3C

制造商部件名数据表功能描述
logo
Catalyst Semiconductor
CAT24WC66XA-1.8TE13 CATALYST-CAT24WC66XA-1.8TE13 Datasheet
60Kb / 10P
   64K-Bit I2C Serial CMOS EEPROM
More results

类似说明 - CAT24WC66XA-1.8-GT3C

制造商部件名数据表功能描述
logo
Catalyst Semiconductor
CAT24C03 CATALYST-CAT24C03 Datasheet
401Kb / 20P
   2-Kb I2C CMOS Serial EEPROM with Partial Array Write Protection
CAT24C03 CATALYST-CAT24C03_06 Datasheet
434Kb / 18P
   2-Kb and 4-Kb I2C Serial EEPROM with Partial Array Write Protection
logo
ON Semiconductor
CAT24C03 ONSEMI-CAT24C03 Datasheet
165Kb / 14P
   2-Kb and 4-Kb I2C Serial EEPROM with Partial Array Write Protection
August, 2009 ??Rev. 3
logo
Catalyst Semiconductor
CAT24C05 CATALYST-CAT24C05 Datasheet
434Kb / 18P
   2-Kb and 4-Kb I2C Serial EEPROM with Partial Array Write Protection
CAT24WC66 CATALYST-CAT24WC66_06 Datasheet
155Kb / 13P
   64K-bit I2C Serial EEPROM with Partial Array Write Protection
CAT24FC65 CATALYST-CAT24FC65 Datasheet
446Kb / 10P
   64K-Bit I2C Serial CMOS EEPROM with Partial Array Write Protection
logo
ON Semiconductor
CAT24S64 ONSEMI-CAT24S64 Datasheet
124Kb / 12P
   EEPROM Serial 64-Kb I2C with Software Write Protect
September, 2018 ??Rev. 2
logo
Catalyst Semiconductor
CAT24WC03 CATALYST-CAT24WC03_05 Datasheet
362Kb / 14P
   2K/4K-Bit Serial EEPROM with Partial Array Write Protection
logo
ON Semiconductor
N24C64 ONSEMI-N24C64_18 Datasheet
213Kb / 14P
   EEPROM Serial 64-Kb I2C
May, 2018 ??Rev. 2
CAV24C64 ONSEMI-CAV24C64_18 Datasheet
339Kb / 17P
   EEPROM Serial 64-Kb I2C
April, 2018 ??Rev. 4
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com