CAT28C17A

http://onsemi.com

7

Byte Write

A write cycle is executed when both CE and WE are low,

and OE is high. Write cycles can be initiated using either WE

or CE, with the address input being latched on the falling

edge of WE or CE, whichever occurs last. Data, conversely,

is latched on the rising edge of WE or CE, whichever occurs

first. Once initiated, a byte write cycle automatically erases

the addressed byte and the new data is written within 10 ms.

DATA Polling

DATA polling is provided to indicate the completion of a

byte write cycle. Once a byte write cycle is initiated,

attempting to read the last byte written will output the

indeterminate) until the programming cycle is complete.

Upon completion of the self−timed byte write cycle, all I/O’s

will output true data during a read cycle.

Figure 6. Byte Write Cycle [CE Controlled]

ADDRESS

DATA VALID

HIGH−Z

CE

OE

WE

DATA OUT

DATA IN

RDY/BUSY