数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDCEL949PW 数据表(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
部件名 CDCEL949PW
功能描述  Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

CDCEL949PW 数据表(HTML) 10 Page - Texas Instruments

Back Button CDCEL949PW Datasheet HTML 6Page - Texas Instruments CDCEL949PW Datasheet HTML 7Page - Texas Instruments CDCEL949PW Datasheet HTML 8Page - Texas Instruments CDCEL949PW Datasheet HTML 9Page - Texas Instruments CDCEL949PW Datasheet HTML 10Page - Texas Instruments CDCEL949PW Datasheet HTML 11Page - Texas Instruments CDCEL949PW Datasheet HTML 12Page - Texas Instruments CDCEL949PW Datasheet HTML 13Page - Texas Instruments CDCEL949PW Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 31 page
background image
EEPROM
Xin
Xout
V
DD
GND
V
DDOUT
X-tal
Y2=27MHz
Y1=27MHz
Y3=27MHz
LV
CMOS
Pdiv1=1
Y4=27MHz
Y5=27MHz
Y6=27MHz
Y7=27MHz
Y8=27MHz
Y9=27MHz
LV
CMOS
Pdiv9=1
Pdiv8=1
LV
CMOS
LV
CMOS
Pdiv7=1
Pdiv6=1
LV
CMOS
LV
CMOS
Pdiv5=1
Pdiv4=1
LV
CMOS
LV
CMOS
Pdiv3=1
Pdiv2=1
LV
CMOS
Programming
and
SDA/SCL
Register
InputClock
PLL Bypass
PLL 1
powerdown
PLL Bypass
PLL 2
powerdown
PLL Bypass
PLL 3
powerdown
PLL Bypass
PLL 4
powerdown
S0
SDA
SCL
27MHz
Crystal
ProgrammingBus
“1” =outputsenabled
“0” =outputs3-State
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
Table 3. Y1 Setting(1)
Y1 SELECTION
Y1
FUNCTION
0
State 0
1
State 1
(1)
State0 and State1 are user-definable in Generic Configuration
Register and can be power down, 3-state, low or active.
The S1/SDA and S2/SCL pins of the CDCE949/CDCEL949 are dual-function pins. In the default configuration
they are defined as SDA/SCL for the serial interface. They can be programmed as control pins (S1/S2) by setting
the appropriate bits in the EEPROM. Note that changes to the Control register (Bit [6] of Byte 02) have no effect
until they are written into the EEPROM.
Once they are set as control pins, the serial programming interface is no longer available. However, if VDDOUT is
forced to GND, the two control-pins, S1 and S2, temporarily act as serial programming pins (SDA/SCL).
S0 is not a multi-use pin, it is a control pin only.
DEFAULT DEVICE SETTING
The internal EEPROM of CDCE949/CDCEL949 is preconfigured as shown in Figure 6. (The input frequency is
passed through to the output as a default.) This allows the device to operate in default mode without the extra
production step of programming it. The default setting appears after power is supplied or after a power-down/up
sequence until it is reprogrammed by the user to a different application configuration. A new register setting is
programmed via the serial SDA/SCL Interface.
Figure 6. Default Configuration
Table 4 shows the default setting for the Control Terminal Register (external control pins). In normal operation, all
8 register settings are available, but in the default configuration only the first two settings (0 and 1) can be
selected with S0, as S1 and S2 are configured as programming pins in default mode.
10
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949


类似零件编号 - CDCEL949PW

制造商部件名数据表功能描述
logo
Texas Instruments
CDCEL949 TI-CDCEL949 Datasheet
488Kb / 31P
[Old version datasheet]   Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs
CDCEL949 TI-CDCEL949 Datasheet
376Kb / 21P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V, and 3.3-V Outputs
More results

类似说明 - CDCEL949PW

制造商部件名数据表功能描述
logo
Texas Instruments
CDCE949 TI-CDCE949 Datasheet
488Kb / 31P
[Old version datasheet]   Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs
CDCE949-Q1 TI1-CDCE949-Q1 Datasheet
717Kb / 32P
[Old version datasheet]   PROGRAMMABLE 4-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-,V and 3.3-V LVCMOS OUTPUTS
CDCE925 TI-CDCE925 Datasheet
485Kb / 27P
[Old version datasheet]   PROGRAMMABLE 2-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-V and 3.3-V LVCMOS OUTPUTS
CDCE937 TI-CDCE937_10 Datasheet
481Kb / 30P
[Old version datasheet]   Programmable 3-PLL VCXO Clock Synthesizer With 1.8-V, 2.5-V and 3.3-V LVCMOS Outputs
CDCE937-Q1 TI1-CDCE937-Q1 Datasheet
688Kb / 30P
[Old version datasheet]   PROGRAMMABLE 3-PLL VCXO CLOCK SYNTHESIZER WITH 1.8-V, 2.5-V, AND 3.3-V LVCMOS OUTPUTS
CDCE937-Q1 TI1-CDCE937-Q1_15 Datasheet
902Kb / 30P
[Old version datasheet]   PROGRAMMABLE 3-PLL VCXO CLOCK SYNTHESIZER
CDCE913 TI1-CDCE913_15 Datasheet
1Mb / 35P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer
CDCE913-Q1 TI1-CDCE913-Q1 Datasheet
897Kb / 27P
[Old version datasheet]   Programmable 1-PLL VCXO Clock Synthesizer
logo
Integrated Device Techn...
MPC9600AE IDT-MPC9600AE Datasheet
384Kb / 15P
   Low Voltage, 2.5V and 3.3V LVCMOS PLL Clock Driver
logo
Integrated Circuit Syst...
ICS271 ICST-ICS271 Datasheet
170Kb / 8P
   Triple PLL Field Programmable VCXO Clock Synthesizer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com