数据搜索系统,热门电子元器件搜索 |
|
ADF4158 数据表(PDF) 7 Page - Analog Devices |
|
ADF4158 数据表(HTML) 7 Page - Analog Devices |
7 / 36 page ADF4158 Rev. 0 | Page 7 of 36 PIN CONFIGURATION AND PIN FUNCTION DESCRIPTIONS PIN 1 INDICATOR 1 CPGND NOTES 1. THE LFCSP HAS AN EXPOSED PADDLE THAT MUST BE CONNECTED TO GND. 2 AGND 3 AGND 4 RFINB 5 RFINA 6 AVDD 15 DATA 16 LE 17 MUXOUT 18 SDVDD 14 CLK 13 CE ADF4158 TOP VIEW (Not to Scale) Figure 4. LFCSP Pin Configuration Table 5. Pin Function Descriptions Pin No. Mnemonic Description 1 CPGND Charge Pump Ground. This is the ground return path for the charge pump. 2, 3 AGND Analog Ground. This is the ground return path of the prescaler. 4 RFINB Complementary Input to the RF Prescaler. Decouple this point to the ground plane with a small bypass capacitor, typically 100 pF. 5 RFINA Input to the RF Prescaler. This small-signal input is normally ac-coupled from the VCO. 6, 7, 8 AVDD Positive Power Supply for the RF Section. Place decoupling capacitors to the digital ground plane as close as possible to this pin. AVDD must have the same voltage as DVDD. 9 REFIN Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and an equivalent input resistance of 100 kΩ. It can be driven from a TTL or CMOS crystal oscillator, or it can be ac-coupled. 10 DGND Digital Ground. 11 SDGND Digital Σ-Δ Modulator Ground. Ground return path for the Σ-Δ modulator. 12 TXDATA Tx Data Pin. Provide data to be transmitted in FSK or PSK mode on this pin. 13 CE Chip Enable. A logic low on this pin powers down the device and puts the charge pump output into three-state mode. 14 CLK Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the shift register on the CLK rising edge. This input is a high impedance CMOS input. 15 DATA Serial Data Input. The serial data is loaded MSB first with the three LSBs being the control bits. This input is a high impedance CMOS input. 16 LE Load Enable, CMOS Input. When LE is high, the data stored in the shift registers is loaded into one of the eight latches, with the latch being selected using the control bits. 17 MUXOUT Multiplexer Output. This pin allows either the RF lock detect, the scaled RF, or the scaled reference frequency to be accessed externally. 18 SDVDD Power Supply Pin for the Digital Σ-Δ Modulator. This pin should be the same voltage as AVDD. Place decoupling capacitors to the ground plane as close as possible to this pin. 19 DVDD Positive Power Supply for the Digital Section. Place decoupling capacitors to the digital ground plane as close as possible to this pin. DVDD must have the same voltage as AVDD. 20 , 21 SW1, SW2 Switches for Fast Lock. 22 VP Charge Pump Power Supply. This should be greater than or equal to VDD. In systems where VDD is 3 V, it can be set to 5.5 V and used to drive a VCO with a tuning range of up to 5.5 V. 23 RSET Connecting a resistor between this pin and ground sets the maximum charge pump output current. The relationship between ICP and RSET is SET CPmax R I 5 . 25 = where: ICPmax = 5 mA. RSET = 5.1 kΩ. 24 CP Charge Pump Output. When enabled, this provides ±ICP to the external loop filter, which in turn drives the external VCO. 25 EPAD Exposed Paddle. The LFCSP has an exposed paddle that must be connected to GND. |
类似零件编号 - ADF4158 |
|
类似说明 - ADF4158 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |