数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS2300-OTP 数据表(PDF) 2 Page - Cirrus Logic

部件名 CS2300-OTP
功能描述  Fractional-N Clock Multiplier with Internal LCO
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS2300-OTP 数据表(HTML) 2 Page - Cirrus Logic

  CS2300-OTP Datasheet HTML 1Page - Cirrus Logic CS2300-OTP Datasheet HTML 2Page - Cirrus Logic CS2300-OTP Datasheet HTML 3Page - Cirrus Logic CS2300-OTP Datasheet HTML 4Page - Cirrus Logic CS2300-OTP Datasheet HTML 5Page - Cirrus Logic CS2300-OTP Datasheet HTML 6Page - Cirrus Logic CS2300-OTP Datasheet HTML 7Page - Cirrus Logic CS2300-OTP Datasheet HTML 8Page - Cirrus Logic CS2300-OTP Datasheet HTML 9Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 26 page
background image
CS2300-OTP
DS844F1
2
TABLE OF CONTENTS
1. PIN DESCRIPTION ................................................................................................................................. 4
2. TYPICAL CONNECTION DIAGRAM ..................................................................................................... 5
3. CHARACTERISTICS AND SPECIFICATIONS ...................................................................................... 6
RECOMMENDED OPERATING CONDITIONS .................................................................................... 6
ABSOLUTE MAXIMUM RATINGS ........................................................................................................ 6
DC ELECTRICAL CHARACTERISTICS ................................................................................................ 6
AC ELECTRICAL CHARACTERISTICS ................................................................................................ 7
PLL PERFORMANCE PLOTS ............................................................................................................... 8
4. ARCHITECTURE OVERVIEW ............................................................................................................... 9
4.1 Delta-Sigma Fractional-N Frequency Synthesizer ........................................................................... 9
4.2 Hybrid Analog-Digital Phase Locked Loop ...................................................................................... 9
5. APPLICATIONS ................................................................................................................................... 11
5.1 One Time Programmability ............................................................................................................ 11
5.2 Timing Reference Clock ................................................................................................................. 11
5.3 Frequency Reference Clock Input, CLK_IN ................................................................................... 11
5.3.1 Adjusting the Minimum Loop Bandwidth for CLK_IN ............................................................ 11
5.4 Output to Input Frequency Ratio Configuration ............................................................................. 13
5.4.1 User Defined Ratio (RUD) ..................................................................................................... 13
5.4.2 Ratio Modifier (R-Mod) .......................................................................................................... 13
5.4.3 Effective Ratio (REFF) .......................................................................................................... 13
5.4.4 Ratio Configuration Summary ............................................................................................... 14
5.5 PLL Clock Output ........................................................................................................................... 15
5.6 Auxiliary Output .............................................................................................................................. 16
5.7 Mode Pin Functionality ................................................................................................................... 16
5.7.1 M1 and M0 Mode Pin Functionality ....................................................................................... 16
5.7.2 M2 Mode Pin Functionality .................................................................................................... 17
5.7.2.1 M2 Configured as Output Disable .............................................................................. 17
5.7.2.2 M2 Configured as R-Mod Enable .............................................................................. 17
5.7.2.3 M2 Configured as AuxOutSrc Override ..................................................................... 17
5.8 Clock Output Stability Considerations ............................................................................................ 18
5.8.1 Output Switching ................................................................................................................... 18
5.8.2 PLL Unlock Conditions .......................................................................................................... 18
5.9 Required Power Up Sequencing for Programmed Devices ........................................................... 18
6. PARAMETER DESCRIPTIONS ........................................................................................................... 19
6.1 Modal Configuration Sets ............................................................................................................... 19
6.1.1 R-Mod Selection (RModSel[1:0]) ...........................................................................................19
6.1.2 Auxiliary Output Source Selection (AuxOutSrc[1:0]) ............................................................. 20
6.2 Ratio 0 - 3 ...................................................................................................................................... 20
6.3 Global Configuration Parameters ................................................................................................... 20
6.3.1 AUX PLL Lock Output Configuration (AuxLockCfg) .............................................................. 20
6.3.2 Enable PLL Clock Output on Unlock (ClkOutUnl) ................................................................. 20
6.3.3 Low-Frequency Ratio Configuration (LFRatioCfg) ................................................................ 20
6.3.4 M2 Pin Configuration (M2Config[2:0]) ................................................................................... 21
6.3.5 Clock Input Bandwidth (ClkIn_BW[2:0]) ................................................................................ 21
7. CALCULATING THE USER DEFINED RATIO .................................................................................... 22
7.1 High Resolution 12.20 Format ....................................................................................................... 22
7.2 High Multiplication 20.12 Format ................................................................................................... 22
8. PROGRAMMING INFORMATION ........................................................................................................ 23
9. PACKAGE DIMENSIONS .................................................................................................................... 24
THERMAL CHARACTERISTICS ......................................................................................................... 24
10. ORDERING INFORMATION .............................................................................................................. 25
11. REVISION HISTORY .......................................................................................................................... 26


类似零件编号 - CS2300-OTP

制造商部件名数据表功能描述
logo
Cirrus Logic
CS2300-OTP CIRRUS-CS2300-OTP Datasheet
403Kb / 28P
   Fractional-N Clock Multiplier with Internal LCO
More results

类似说明 - CS2300-OTP

制造商部件名数据表功能描述
logo
Cirrus Logic
CS2300-CP CIRRUS-CS2300-CP Datasheet
392Kb / 32P
   Fractional-N Clock Multiplier with Internal LCO
CS2300-CP CIRRUS-CS2300-CP_09 Datasheet
257Kb / 32P
   Fractional-N Clock Multiplier with Internal LCO
CS2300-OTP CIRRUS-CS2300-OTP Datasheet
403Kb / 28P
   Fractional-N Clock Multiplier with Internal LCO
CS2300-02 CIRRUS-CS2300-02 Datasheet
90Kb / 3P
   1x, 2x, 4x, and 8x Clock Multiplier with Internal LCO
CS2100-CP CIRRUS-CS2100-CP_09 Datasheet
278Kb / 32P
   Fractional-N Clock Multiplier
CS2100-CP CIRRUS-CS2100-CP Datasheet
412Kb / 32P
   Fractional-N Clock Multiplier
CS2300-03 CIRRUS-CS2300-03 Datasheet
91Kb / 3P
   1x, 4x, 128x, and 256x Clock Multiplier with Internal LCO
CS2300-01 CIRRUS-CS2300-01 Datasheet
92Kb / 3P
   1x, 2x, 4x, and 8x Clock Multiplier with Internal LCO
CS2100-OTP CIRRUS-CS2100-OTP_09 Datasheet
233Kb / 26P
   Fractional-N Clock Multiplier
CS2100-OTP CIRRUS-CS2100-OTP Datasheet
542Kb / 28P
   Fractional-N Clock Multiplier
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com