数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS2100P-CZZR 数据表(PDF) 11 Page - Cirrus Logic

部件名 CS2100P-CZZR
功能描述  Fractional-N Clock Multiplier
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS2100P-CZZR 数据表(HTML) 11 Page - Cirrus Logic

Back Button CS2100P-CZZR Datasheet HTML 7Page - Cirrus Logic CS2100P-CZZR Datasheet HTML 8Page - Cirrus Logic CS2100P-CZZR Datasheet HTML 9Page - Cirrus Logic CS2100P-CZZR Datasheet HTML 10Page - Cirrus Logic CS2100P-CZZR Datasheet HTML 11Page - Cirrus Logic CS2100P-CZZR Datasheet HTML 12Page - Cirrus Logic CS2100P-CZZR Datasheet HTML 13Page - Cirrus Logic CS2100P-CZZR Datasheet HTML 14Page - Cirrus Logic CS2100P-CZZR Datasheet HTML 15Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 26 page
background image
CS2100-OTP
DS841F1
11
5. APPLICATIONS
5.1
One Time Programmability
The one time programmable (OTP) circuitry in the CS2100-OTP allows for pre-configuration of the device
prior to use in a system. There are two types of parameters that are used for device pre-configuration: modal
and global. The modal parameters are features which, when grouped together, create a modal configuration
set (see Figure 16 on page 20). Up to four modal configuration sets can be permanently stored and then
dynamically selected using the M[1:0] mode select pins (see Table 1). The global parameters are the re-
maining configuration settings which do not change with the mode select pins. The modal and global pa-
rameters can be pre-set at the factory or user programmed using the customer development kit, CDK2000;
Please see “Programming Information” on page 24 for more details.
Table 1. Modal and Global Configuration
5.2
Timing Reference Clock Input
The low jitter timing reference clock (RefClk) can be provided by either an external reference clock or an
external crystal in conjunction with the internal oscillator. In order to maintain a stable and low-jitter PLL out-
put the timing reference clock must also be stable and low-jitter; the quality of the timing reference clock
directly affects the performance of the PLL and hence the quality of the PLL output.
5.2.1
Internal Timing Reference Clock Divider
The Internal Timing Reference Clock (SysClk) is limited to a lower maximum frequency than that allowed
on the XTI/REF_CLK pin. The CS2100-OTP supports the wider external frequency range by offering an
internal divider for RefClk. The RefClkDiv[1:0] global parameter should be configured such that SysClk,
the divided RefClk, then falls within the valid range as indicated in “AC Electrical Characteristics” on
page 7.
It should be noted that the maximum allowable input frequency of the XTI/REF_CLK pin is dependent
upon its configuration as either a crystal connection or external clock input. See the “AC Electrical Char-
acteristics” on page 7 for more details.
For the lowest possible output jitter, attention should be paid to the absolute frequency of the Timing Ref-
erence Clock relative to the PLL Output frequency (CLK_OUT). To minimize output jitter, the Timing Ref-
erence Clock frequency should be chosen such that fRefClk is at least +/-15 kHz from fCLK_OUT*N/32
where N is an integer. Figure 8 shows the effect of varying the RefClk frequency around fCLK_OUT*N/32.
It should be noted that there will be a jitter null at the zero point when N = 32 (not shown in Figure 8). An
Parameter Type
M[1:0] pins = 00
M[1:0] pins = 01
M[1:0] pins = 10
M[1:0] pins = 11
Modal
Configuration Set 0
Ratio 0
Configuration Set 1
Ratio 1
Configuration Set 2
Ratio 2
Configuration Set 3
Ratio 3
Global
Configuration settings set once for all modes.
Figure 7. Internal Timing Reference Clock Divider
N
Internal Timing
Reference Clock
PLL Output
Fractional-N
Frequency
Synthesizer
Timing Reference
Clock Divider
÷1
÷2
÷4
XTI/REF_CLK
RefClkDiv[1:0]
8 MHz < SysClk < 18.75 MHz
8 MHz < RefClk <
Timing Reference Clock
50 MHz (XTI)
75 MHz (REF_CLK)


类似零件编号 - CS2100P-CZZR

制造商部件名数据表功能描述
logo
Cirrus Logic
CS2100P-CZZR CIRRUS-CS2100P-CZZR Datasheet
542Kb / 28P
   Fractional-N Clock Multiplier
More results

类似说明 - CS2100P-CZZR

制造商部件名数据表功能描述
logo
Cirrus Logic
CS2100-CP CIRRUS-CS2100-CP_09 Datasheet
278Kb / 32P
   Fractional-N Clock Multiplier
CS2100-CP CIRRUS-CS2100-CP Datasheet
412Kb / 32P
   Fractional-N Clock Multiplier
CS2100-OTP CIRRUS-CS2100-OTP Datasheet
542Kb / 28P
   Fractional-N Clock Multiplier
CS2000-CP CIRRUS-CS2000-CP_15 Datasheet
1Mb / 37P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP CIRRUS-CS2000-CP_09 Datasheet
301Kb / 36P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-OTP CIRRUS-CS2000-OTP_09 Datasheet
260Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-OTP CIRRUS-CS2000-OTP Datasheet
596Kb / 30P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2000-CP CIRRUS-CS2000-CP Datasheet
447Kb / 36P
   Fractional-N Clock Synthesizer & Clock Multiplier
CS2300-CP CIRRUS-CS2300-CP_09 Datasheet
257Kb / 32P
   Fractional-N Clock Multiplier with Internal LCO
CS2300-OTP CIRRUS-CS2300-OTP Datasheet
403Kb / 28P
   Fractional-N Clock Multiplier with Internal LCO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com