数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ISL12059IBZ 数据表(PDF) 9 Page - Intersil Corporation

部件名 ISL12059IBZ
功能描述  Low Cost and Low Power I2C Bus??Real Time Clock/Calendar
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTERSIL [Intersil Corporation]
网页  http://www.intersil.com/cda/home
标志 INTERSIL - Intersil Corporation

ISL12059IBZ 数据表(HTML) 9 Page - Intersil Corporation

Back Button ISL12059IBZ Datasheet HTML 3Page - Intersil Corporation ISL12059IBZ Datasheet HTML 4Page - Intersil Corporation ISL12059IBZ Datasheet HTML 5Page - Intersil Corporation ISL12059IBZ Datasheet HTML 6Page - Intersil Corporation ISL12059IBZ Datasheet HTML 7Page - Intersil Corporation ISL12059IBZ Datasheet HTML 8Page - Intersil Corporation ISL12059IBZ Datasheet HTML 9Page - Intersil Corporation ISL12059IBZ Datasheet HTML 10Page - Intersil Corporation ISL12059IBZ Datasheet HTML 11Page - Intersil Corporation  
Zoom Inzoom in Zoom Outzoom out
 9 / 11 page
background image
9
FN6757.0
June 15, 2009
Device Addressing
Following a start condition, the master must output a Slave
Address Byte. The 7 MSBs of the Slave Address Byte are
the device identifier bits, and the device identifier bits are
“1101000”.
The last bit of the Slave Address Byte defines a read or write
operation to be performed. When this R/W bit is a “1”, then a
read operation is selected. A “0” selects a write operation
(refer to Figure 8).
After loading the entire Slave Address Byte from the SDA
bus, the ISL12059 compares the device identifier bits with
“1101000”. Upon a correct compare, the device outputs an
acknowledge on the SDA line.
Following the Slave Address Byte is a one byte register
address. The register address is supplied by the master
device. On power-up the internal address counter is set to
address 0h, so a current address read of the RTC array
starts at address 0h. When required, as part of a random
read, the master must supply the 1 Word Address Bytes as
shown in Figure 9.
In a random read operation, the slave byte in the “dummy
write” portion must match the slave byte in the “read”
section. For a random read of the Clock/Control Registers,
the slave byte must be “1101000x” in both places.
Write Operation
A Write operation requires a START condition, followed by a
valid Identification Byte, a valid Address Byte, a Data Byte,
and a STOP condition. After each of the three bytes, the
ISL12059 responds with an ACK. At this time, the I2C bus
enters a standby state.
Read Operation
A Read operation consists of a three byte instruction followed
by one or more Data Bytes (see Figure 9). The master initiates
the operation issuing the following sequence: a START, the
Identification byte with the R/W bit set to “0”, an Address Byte, a
second START, and a second Identification byte with the R/W
bit set to “1”. After each of the three bytes, the ISL12059
responds with an ACK. Then the ISL12059 transmits Data
Bytes as long as the master responds with an ACK during the
SCL cycle following the eighth bit of each byte. The master
terminates the read operation (issuing a STOP condition)
following the last bit of the last Data Byte (see Figure 9).
The Data Bytes are from the memory location indicated by an
internal pointer. This pointer’s initial value is determined by the
Address Byte in the Read operation instruction, and increments
by one during transmission of each Data Byte. After reaching
the memory location 1Fh the pointer “rolls over” to 00h, and the
device continues to output data for each ACK received.
FIGURE 6. ACKNOWLEDGE RESPONSE FROM RECEIVER
FIGURE 7. SEQUENTIAL BYTE WRITE SEQUENCE
SDA OUTPUT FROM
TRANSMITTER
SDA OUTPUT FROM
RECEIVER
8
1
9
START
ACK
SCL FROM
MASTER
HIGH IMPEDANCE
HIGH IMPEDANCE
S
T
A
R
T
S
T
O
P
IDENTIFICATION
BYTE
FIRST DATA
BYTE
A
C
K
SIGNALS FROM
THE MASTER
SIGNALS FROM
THE ISL12059
A
C
K
10
0
11
A
C
K
R/W BIT = “0”
SIGNAL AT SDA
00 00
000
ADDRESS
BYTE
A
C
K
LAST DATA
BYTE
A
C
K
FIGURE 8. SLAVE ADDRESS, WORD ADDRESS, AND DATA
BYTES
SLAVE
ADDRESS BYTE
D7
D6
D5
D2
D4
D3
D1
D0
A0
A7
A2
A4
A3
A1
DATA BYTE
A6
A5
1
10
0
1
0
R/W
0
REGISTER
ADDRESS
ISL12059


类似零件编号 - ISL12059IBZ

制造商部件名数据表功能描述
logo
Renesas Technology Corp
ISL12059IBZ RENESAS-ISL12059IBZ Datasheet
513Kb / 11P
   Low Cost and Low Power I2C Bus Real Time Clock/Calendar Low Power and Low Cost RTC
ISL12059IBZ-T RENESAS-ISL12059IBZ-T Datasheet
513Kb / 11P
   Low Cost and Low Power I2C Bus Real Time Clock/Calendar Low Power and Low Cost RTC
More results

类似说明 - ISL12059IBZ

制造商部件名数据表功能描述
logo
Intersil Corporation
ISL12058 INTERSIL-ISL12058 Datasheet
329Kb / 19P
   Low Cost and Low Power I2C-Bus??Real Time Clock/Calendar
logo
Renesas Technology Corp
ISL12059 RENESAS-ISL12059 Datasheet
513Kb / 11P
   Low Cost and Low Power I2C Bus Real Time Clock/Calendar Low Power and Low Cost RTC
logo
Intersil Corporation
ISL12057 INTERSIL-ISL12057 Datasheet
298Kb / 17P
   Low Cost and Low Power I2C RTC Real Time Clock/Calendar
logo
Renesas Technology Corp
ISL12058 RENESAS-ISL12058 Datasheet
837Kb / 20P
   Low Cost and Low Power I2C-Bus Real Time Clock/Calendar Low Power and Low Cost RTC with Alarm Function
logo
Microchip Technology
MCP7940M-I MICROCHIP-MCP7940M-I Datasheet
1,006Kb / 38P
   Low-Cost I2C??Real-Time Clock/Calendar with SRAM
11/29/11
MCP7940M MICROCHIP-MCP7940M Datasheet
1,006Kb / 38P
   Low-Cost I2C??Real-Time Clock/Calendar with SRAM
11/29/11
MCP7940N MICROCHIP-MCP7940N Datasheet
562Kb / 36P
   Low-Cost I2C??Real-Time Clock/Calendar with SRAM and Battery Switchover
2011
MCP7940N MICROCHIP-MCP7940N_13 Datasheet
1Mb / 42P
   Low-Cost I2C??Real-Time Clock/Calendar with SRAM and Battery Switchover
11/29/12
MCP7940NT-I-MNY MICROCHIP-MCP7940NT-I-MNY Datasheet
1Mb / 42P
   Low-Cost I2C Real-Time Clock/Calendar with SRAM and Battery Switchover
11/29/12
logo
Intersil Corporation
ISL12025 INTERSIL-ISL12025 Datasheet
423Kb / 27P
   Real-Time Clock/Calendar with I2C Bus and EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com