数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CDC536DB 数据表(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
部件名 CDC536DB
功能描述  3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

CDC536DB 数据表(HTML) 1 Page - Texas Instruments

  CDC536DB Datasheet HTML 1Page - Texas Instruments CDC536DB Datasheet HTML 2Page - Texas Instruments CDC536DB Datasheet HTML 3Page - Texas Instruments CDC536DB Datasheet HTML 4Page - Texas Instruments CDC536DB Datasheet HTML 5Page - Texas Instruments CDC536DB Datasheet HTML 6Page - Texas Instruments CDC536DB Datasheet HTML 7Page - Texas Instruments CDC536DB Datasheet HTML 8Page - Texas Instruments CDC536DB Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 12 page
background image
CDC536
3.3-V PHASE-LOCK LOOP CLOCK DRIVER
WITH 3-STATE OUTPUTS
SCAS378F – APRIL 1994 – REVISED OCTOBER 1998
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Low-Output Skew for Clock-Distribution
and Clock-Generation Applications
D Operates at 3.3-V VCC
D Distributes One Clock Input to Six Outputs
D One Select Input Configures Three Outputs
to Operate at One-Half or Double the Input
Frequency
D No External RC Network Required
D External Feedback Pin (FBIN) Is Used to
Synchronize the Outputs to the Clock Input
D Application for Synchronous DRAM,
High-Speed Microprocessor
D Negative-Edge-Triggered Clear for
Half-Frequency Outputs
D TTL-Compatible Inputs and Outputs
D Outputs Drive 50-Ω Parallel-Terminated
Transmission Lines
D State-of-the-Art EPIC-ΙΙB™ BiCMOS Design
Significantly Reduces Power Dissipation
D Distributed VCC and Ground Pins Reduce
Switching Noise
D Packaged in Plastic 28-Pin Shrink Small
Outline Package
description
The CDC536 is a high-performance, low-skew, low-jitter clock driver. It uses a phase-lock loop (PLL) to precisely
align, in both frequency and phase, the clock output signals to the clock input (CLKIN) signal. It is specifically
designed for use with synchronous DRAMs and popular microprocessors operating at speeds from 50 MHz to
100 MHz or down to 25 MHz on outputs configured as half-frequency outputs. The CDC536 operates at 3.3-V
VCC and is designed to drive a 50-W transmission line.
The feedback input (FBIN) is used to synchronize the output clocks in frequency and phase to the input clock
(CLKIN). One of the six output clocks must be fed back to FBIN for the PLL to maintain synchronization between
CLKIN and the outputs. The output used as the feedback pin is synchronized to the same frequency as CLKIN.
The Y outputs can be configured to switch in phase and at the same frequency as CLKIN. The select (SEL)
input configures three Y outputs to operate at one-half or double the CLKIN frequency depending on which pin
is fed back to FBIN (see Tables 1 and 2). All output signal duty cycles are adjusted to 50% independent of the
duty cycle at the input clock.
Output-enable (OE) is provided for output control. When OE is high, the outputs are in the high-impedance state.
When OE is low, the outputs are active. TEST is used for factory testing of the device and can be use to bypass
the PLL. TEST should be strapped to GND for normal operation.
Unlike many products containing PLLs, the CDC536 does not require external RC networks. The loop filter for
the PLL is included on-chip, minimizing component count, board space, and cost.
Copyright
© 1998, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
EPIC-
ΙΙB is a trademark of Texas Instruments Incorporated.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
AVCC
AGND
CLKIN
SEL
OE
GND
1Y1
VCC
GND
1Y2
VCC
GND
1Y3
VCC
AVCC
AGND
FBIN
TEST
CLR
VCC
2Y1
GND
VCC
2Y2
GND
VCC
2Y3
GND
DB OR DL PACKAGE
(TOP VIEW)


类似零件编号 - CDC536DB

制造商部件名数据表功能描述
logo
Texas Instruments
CDC536DB TI1-CDC536DB Datasheet
295Kb / 14P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC536DBG4 TI1-CDC536DBG4 Datasheet
295Kb / 14P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC536DBR TI1-CDC536DBR Datasheet
295Kb / 14P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC536DBRG4 TI1-CDC536DBRG4 Datasheet
295Kb / 14P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
More results

类似说明 - CDC536DB

制造商部件名数据表功能描述
logo
Texas Instruments
CDC2536 TI-CDC2536 Datasheet
143Kb / 10P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC586 TI-CDC586 Datasheet
166Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC2586 TI-CDC2586 Datasheet
165Kb / 12P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
CDC536DBG4 TI1-CDC536DBG4 Datasheet
295Kb / 14P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER WITH 3-STATE OUTPUTS
SN54CDC586 TI1-SN54CDC586_07 Datasheet
152Kb / 11P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUPUTS
SN54CDC586 TI-SN54CDC586 Datasheet
150Kb / 11P
[Old version datasheet]   3.3-V PHASE-LOCK-LOOP CLOCK DRIVER WITH 3-STATE OUPUTS
CDC2510 TI-CDC2510 Datasheet
131Kb / 9P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
logo
Hitachi Semiconductor
HD74CDC2510B HITACHI-HD74CDC2510B Datasheet
45Kb / 11P
   3.3-V Phase-lock Loop Clock Driver
logo
Texas Instruments
CDCF2509 TI1-CDCF2509_17 Datasheet
641Kb / 15P
[Old version datasheet]   3.3-V PHASE-LOCK LOOP CLOCK DRIVER
CDCVF2505 TI-CDCVF2505 Datasheet
207Kb / 10P
[Old version datasheet]   3.3-V CLOCK PHASE-LOCK LOOP CLOCK DRIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com