数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STFLWARP20 数据表(PDF) 7 Page - STMicroelectronics

部件名 STFLWARP20
功能描述  8-BIT FUZZY CO-PROCESSOR
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STFLWARP20 数据表(HTML) 7 Page - STMicroelectronics

Back Button STFLWARP20 Datasheet HTML 3Page - STMicroelectronics STFLWARP20 Datasheet HTML 4Page - STMicroelectronics STFLWARP20 Datasheet HTML 5Page - STMicroelectronics STFLWARP20 Datasheet HTML 6Page - STMicroelectronics STFLWARP20 Datasheet HTML 7Page - STMicroelectronics STFLWARP20 Datasheet HTML 8Page - STMicroelectronics STFLWARP20 Datasheet HTML 9Page - STMicroelectronics STFLWARP20 Datasheet HTML 10Page - STMicroelectronics STFLWARP20 Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
ON-LINE MODE
In On-line mode (see figure 7) W.A.R.P.2.0 is en-
abled to elaborate input values and calculate out-
puts according to the fuzzy rules stored into the
microprogram. W.A.R.P.2.0 reads the input values
one a time in the inp ut da ta bus using the
RD/READY signals. If the processor is working in
SLAVE mode (see register bench description in
table 5) the user has to provide the inputs with their
identificationnumbers (by means of SIS0-SIS2), so
it is possible to provide inputs in any order. In
SLAVE mode it i s a ls o po ssib le to f orce
W.A.R.P.2.0 to start the elaboration phase (by
means of LASTIN) without providing all inputs, for
instance when input variables change with different
speed. In this case the outputs that have not be
provided in this cycle, but sampled in the previous
ones, are recovered from the internal buffers.
When all inputs are given or a LASTIN signal is
given, the elaboration phase starts. The elabora-
tion phase is divided in two main parts. During the
first one the input values are read and the corre-
sponding ALPHA values (activation levels) are cal-
culated. In the second part the computation of the
fuzzy rules and the defuzzification are imple-
mented.
W.A.R.P.2.0 acquires each input in 8 clock pulses
(min). Since the acquisition phase is performed by
the user by means of the handshaking signals, 8
clock pulses per input are referred to the most
efficient case. In figure 6 are shown the perform-
0
6 4
1 28
192
256
0
2.0 00
4.0 00
6.0 00
8.0 00
Num b e r of Ru le s
Num b e r of Clo ck Pu ls e s
Numbe r of Inputs = 8
Figure 6. W.A.R.P.2.0 performances
ances in case of 8 inputs. If you are using less
inputs you have to subtract 8 clock pulses for each
of them. The elaboration time for rule requires 32
clock pulses.
For instance if W.A.R.P.2.0 is working at a fre-
quency of 40 MHz (25ns period) with 8 inputs and
128 rules globally (for all outputs) the time required
to provide all outputs is 4000clkp*25ns = 100
µs.
O n-line Ph a se Ma ster
(”MASTER” s e t in th e regi ster ben ch)
O n-line Ph a se Ena ble
OFL=LOW
Input s Acquisition with
Hands ha king Sign als
(RD/READY)
CHIP PRESET
En d of Acquisition Ph a se
S tart Elaboration Pha se
Elaboration P h a se
O utputs Gen eration
DS=HIGH
On-line Ph a se Sl ave
(”SLAVE” set in the register be nc h)
O n-line Ph a se Ena ble
OFL=LOW
Acquisition with
Hands haking by
s p ecifying which inputs
is on the input bu s by
m e an s of SIS0-SIS 2
CHIP PRESET
End of Acquisition Ph as e
S tart Elabora tion Pha se
Elabora tion P h ase
Outputs Ge n eration
DS=HIGH
Last Input h as b een
give n
LASTIN=HIGH
Figure 7. On-Line phase
7/28
W.A.R.P.2.0


类似零件编号 - STFLWARP20

制造商部件名数据表功能描述
logo
STMicroelectronics
STFLWARP20L STMICROELECTRONICS-STFLWARP20L Datasheet
89Kb / 4P
   ADAPTIVE FUZZY MODELLER
STFLWARP20PL STMICROELECTRONICS-STFLWARP20PL Datasheet
89Kb / 4P
   ADAPTIVE FUZZY MODELLER
More results

类似说明 - STFLWARP20

制造商部件名数据表功能描述
logo
NXP Semiconductors
HTRC12002B PHILIPS-HTRC12002B Datasheet
57Kb / 8P
   HITAG co-processor
2001 Nov 15
logo
Integrated Device Techn...
89TTM553 IDT-89TTM553 Datasheet
374Kb / 30P
   Traffic Manager Co-processor
logo
Xilinx, Inc
DS308 XILINX-DS308 Datasheet
211Kb / 8P
   Fabric Co-processor Bus
logo
Renesas Technology Corp
89TTM553 RENESAS-89TTM553 Datasheet
547Kb / 31P
   Traffic Manager Co-processor
March 3, 2005
logo
STMicroelectronics
AFM10 STMICROELECTRONICS-AFM10 Datasheet
89Kb / 4P
   ADAPTIVE FUZZY MODELLER
logo
FOTEK CONTROLS CO., LTD...
MT-4896-R-RS-MA FOTEK-MT-4896-R-RS-MA Datasheet
1Mb / 8P
   PIDFuzzy Temperature Controller
logo
NXP Semiconductors
MC9S08PL4 NXP-MC9S08PL4 Datasheet
471Kb / 25P
   8-Bit S08 central processor unit
Rev. 1, 04/2018
MC9S08PL16 NXP-MC9S08PL16 Datasheet
438Kb / 27P
   8-Bit S08 central processor unit
Rev. 1, 04/2018
logo
Freescale Semiconductor...
MC9S08QE128 FREESCALE-MC9S08QE128 Datasheet
829Kb / 52P
   8-Bit HCS08 Central Processor Unit
logo
IC-Haus GmbH
IC-NG ICHAUS-IC-NG Datasheet
498Kb / 21P
   8-BIT Sin/D CONVERTER-PROCESSOR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com