数据搜索系统,热门电子元器件搜索 |
|
CDB42L55 数据表(PDF) 3 Page - Cirrus Logic |
|
CDB42L55 数据表(HTML) 3 Page - Cirrus Logic |
3 / 73 page DS773F1 3 CS42L55 TABLE OF CONTENTS 1. PIN DESCRIPTIONS .............................................................................................................................. 8 1.1 I/O Pin Characteristics ...................................................................................................................... 9 2. TYPICAL CONNECTION DIAGRAM ................................................................................................... 10 3. CHARACTERISTIC AND SPECIFICATION TABLES ......................................................................... 11 RECOMMENDED OPERATING CONDITIONS ................................................................................... 11 ABSOLUTE MAXIMUM RATINGS .......................................................................................................11 ANALOG INPUT CHARACTERISTICS ................................................................................................ 12 ADC DIGITAL FILTER CHARACTERISTICS ....................................................................................... 13 HP OUTPUT CHARACTERISTICS ......................................................................................................14 LINE OUTPUT CHARACTERISTICS ................................................................................................... 15 ANALOG PASSTHROUGH CHARACTERISTICS ............................................................................... 16 COMBINED DAC INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE .............................. 16 SWITCHING SPECIFICATIONS - SERIAL PORT ............................................................................... 17 SWITCHING SPECIFICATIONS - CONTROL PORT .......................................................................... 18 POWER SUPPLY REJECTION (PSRR) CHARACTERISTICS ........................................................... 19 DIGITAL INTERFACE SPECIFICATIONS & CHARACTERISTICS ..................................................... 19 POWER CONSUMPTION - ALL SUPPLIES = 1.8 V ............................................................................ 20 POWER CONSUMPTION - ALL SUPPLIES = 2.5 V ............................................................................ 21 4. APPLICATIONS ................................................................................................................................... 22 4.1 Overview ......................................................................................................................................... 22 4.1.1 Basic Architecture ................................................................................................................. 22 4.1.2 Line Inputs ............................................................................................................................. 22 4.1.3 Line and Headphone Outputs (Class H, Ground-Centered Amplifiers) ................................. 22 4.1.4 Fixed-Function DSP Engine .................................................................................................. 22 4.1.5 Beep Generator ..................................................................................................................... 22 4.1.6 Power Management .............................................................................................................. 22 4.2 Analog Inputs ................................................................................................................................. 23 4.2.1 Pseudo-Differential Inputs ..................................................................................................... 24 4.2.2 Automatic Level Control (ALC) .............................................................................................. 24 4.3 Analog In to Analog Out Passthrough ............................................................................................ 25 4.4 Analog Outputs .............................................................................................................................. 26 4.5 Class H Amplifier ............................................................................................................................ 27 4.5.1 Power Control Options .......................................................................................................... 27 4.5.1.1 Standard Class AB Operation (Mode 01 and 10) ...................................................... 28 4.5.1.2 Adapted to Volume Settings (Mode 00) ..................................................................... 28 4.5.1.3 Adapted to Output Signal (Mode 11) ......................................................................... 29 4.5.2 Power Supply Transitions ...................................................................................................... 29 4.5.3 Efficiency ............................................................................................................................... 31 4.6 Beep Generator .............................................................................................................................. 31 4.7 Limiter ............................................................................................................................................. 32 4.8 Serial Port Clocking ........................................................................................................................ 34 4.9 Digital Interface Format .................................................................................................................. 34 4.10 Initialization ................................................................................................................................... 34 4.11 Recommended DAC to HP or Line Power-Up Sequence (Playback) .......................................... 35 4.11.1 Recommended Power-Down Sequence ............................................................................. 36 4.12 Recommended PGA to HP or Line Power-Up Sequence (Analog Passthrough) ......................... 36 4.12.1 Recommended Power-Down Sequence ............................................................................. 36 4.13 Required Initialization Settings ..................................................................................................... 37 4.14 Control Port Operation .................................................................................................................. 38 4.14.1 I²C Control ........................................................................................................................... 38 4.14.2 Memory Address Pointer (MAP) .......................................................................................... 39 4.14.2.1 Map Increment (INCR) ............................................................................................. 39 |
类似零件编号 - CDB42L55 |
|
类似说明 - CDB42L55 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |