数据搜索系统,热门电子元器件搜索 |
|
AD9116 数据表(PDF) 11 Page - Analog Devices |
|
AD9116 数据表(HTML) 11 Page - Analog Devices |
11 / 48 page AD9114/AD9115/AD9116/AD9117 Rev. 0 | Page 11 of 48 PIN 1 INDICATOR 1 DB9 2 DB8 3 DB7 4 DB6 5 DVDDIO 6 DVSS 7 DVDD 8 DB5 9 DB4 10 DB3 23 QOUTP 24 RLQP 25 AVSS 26 AVDD 27 RLIP 28 IOUTP 29 IOUTN 30 RLIN 22 QOUTN 21 RLQN TOP VIEW (Not to Scale) AD9116 NC = NO CONNECT NOTES 1. THE HEAT SINK PAD IS CONNECTED TO AVSS AND MUST BE SOLDERED TO THE GROUND PLANE. EXPOSED METAL AT PACKAGE CORNERS IS CONNECTED TO THIS PAD. Figure 3. AD9116 Pin Configuration Table 8. AD9116 Pin Function Descriptions Pin No. Mnemonic Description 1 to 4 DB[9:6] Digital Inputs. 5 DVDDIO Digital I/O Supply Voltage (1.8 V to 3.3 V Nominal). 6 DVSS Digital Common. 7 DVDD Digital Core Supply Voltage (1.8 V to 3.3 V). 8 to 12 DB[5:1] Digital Inputs. 13 DB0 (LSB) Digital Input (LSB). 14, 15 NC No Connect. These pins are not connected to the chip. 16 DCLKIO Data Input/Output Clock. Clock used to qualify input data. 17 CVDD Sampling Clock Supply Voltage (1.8 V to 3.3 V). CVDD must be ≥ DVDD. 18 CLKIN LVCMOS Sampling Clock Input. 19 CVSS Sampling Clock Supply Voltage Common. 20 CMLQ Q DAC Output Common-Mode Level. 21 RLQN Load Resistor (62.5 Ω) to the CMLQ Pin. 22 QOUTN Complementary Q DAC Current Output. Full-scale current is sourced when all data bits are 0s. 23 QOUTP Q DAC Current Output. Full-scale current is sourced when all data bits are 1s. 24 RLQP Load Resistor (62.5 Ω) to the CMLQ Pin. 25 AVSS Analog Common. 26 AVDD Analog Supply Voltage (1.8 V to 3.3 V). 27 RLIP Load Resistor (62.5 Ω) to the CMLI Pin. 28 IOUTP Complementary I DAC Current Output. Full-scale current is sourced when all data bits are 0s. 29 IOUTN I DAC Current Output. Full-scale current is sourced when all data bits are 1s. 30 RLIN Load Resistor (62.5 Ω) to the CMLI Pin. 31 CMLI I DAC Output Common-Mode Level. 32 FSADJQ/AUXQ Full-Scale Current Output Adjust for Q DAC. Connect to AVSS through a resistor. Auxiliary Q DAC Output When Internal On-Chip, RSET, is Enabled. 33 FSADJI/AUXI Full-Scale Current Output Adjust for I DAC. Connect to AVSS through a resistor. Auxiliary I DAC Output When Internal On-Chip, RSET, is Enabled. 34 REFIO Reference Input/Output. Serves as a reference input when the internal reference is disabled. Provides a 1.0 V reference output when in internal reference mode (a 0.1 μF capacitor to AVSS is required). 35 RESET/PINMD Reset. In SPI mode, pulse RESET high to reset SPI registers to default values. Pin Mode. A constant Logic 1 puts the device into pin mode. |
类似零件编号 - AD9116 |
|
类似说明 - AD9116 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |