ADP130 datasheet(4/20 Pages) AD

部件名	ADP130

功能描述	350 mA, Low VIN, Low Quiescent Current, CMOS Linear Regulator

Download	20 Pages

Scroll/Zoom	100%

制造商	AD [Analog Devices]

网页	http://www.analog.com

标志

4 / 20 page

ADP130

Rev. 0 | Page 4 of 20

Parameter

Symbol

Conditions

Min

Typ

Max

Unit

OUTPUT NOISE

OUTNOISE

10 Hz to 100 kHz, VIN = 3.6 V, VOUT = 0.8 V

29

μV rms

10 Hz to 100 kHz, VIN = 3.6 V, VOUT = 1.2 V

38

μV rms

10 Hz to 100 kHz, VIN = 3.6 V, VOUT = 1.5 V

43

μV rms

10 Hz to 100 kHz, VIN = 3.6 V, VOUT = 2.5 V

61

μV rms

10 Hz to 100 kHz, VIN = 3.6 V, VOUT = 3.0 V

77

μV rms

POWER SUPPLY REJECTION RATIO

PSRR

Modulated bias, 10 kHz, VOUT = 3.0 V, VIN = 3.6 V,

VBIAS = 5 V

70

dB

Modulated bias, 100 kHz, VOUT = 3.0 V, VIN = 3.6 V,

VBIAS = 5 V

53

dB

Modulated VIN, 10 kHz, VOUT = 1.2 V, VIN = VOUT + 1 V,

VBIAS = 5 V

70

dB

Modulated VIN, 100 kHz, VOUT = 1.2 V, VIN = VOUT + 1 V,

VBIAS = 5 V

54

dB

Modulated VIN, 10 kHz, VOUT = 0.8 V, VIN = VOUT + 1 V,

VBIAS = 5 V

70

dB

Modulated VIN, 100 kHz, VOUT = 0.8 V, VIN = VOUT + 1 V,

VBIAS = 5 V

55

dB

1 IVIN = IGND − IBIAS, where IGND is the current flowing from the GND pin.

2 Based on an endpoint calculation using 1 mA and 350 mA loads.

3 Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output

voltages above 1.3 V.

4 Start-up time is defined as the time from the rising edge of EN to VOUT being at 90% of its nominal value.

5 Current limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 2.0 V

output voltage is defined as the current that causes the output voltage to drop to 90% of 2.0 V, or 1.8 V.

INPUT AND OUTPUT CAPACITOR, RECOMMENDED SPECIFICATIONS

Table 2.

Parameter

Symbol

Conditions

Min

Typ

Max

Unit

MINIMUM INPUT AND OUTPUT

CAPACITANCE1

CMIN

TJ = −40°C to +125°C

0.70

1

μF

CAPACITOR ESR

RESR

TJ = −40°C to +125°C

.001

1

Ω

1 The minimum input and output capacitance should be >0.70 μF over the full range of operating conditions. The full range of operating conditions in the application

must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended. Y5V and

Z5U capacitors are not recommended for use with any LDO.

类似零件编号 - ADP130

制造商	部件名	数据表	功能描述
Cirrus Logic	ADP130-0.8-EVALZ	1Mb / 10P	Evaluation Kit Rev A
Cirrus Logic	ADP130-1.8-EVALZ	1Mb / 10P	Evaluation Kit Rev A

More results

类似说明 - ADP130

制造商	部件名	数据表	功能描述
Analog Devices	ADP121-AUJZ12R7	667Kb / 20P	150 mA, Low Quiescent Current, CMOS Linear Regulator Rev. G
	ADP172	2Mb / 17P	300 mA, Low Quiescent Current, CMOS Linear Regulator Rev. F
	ADP121	986Kb / 20P	150 mA, Low Quiescent Current, CMOS Linear Regulator REV. 0
	ADP120	535Kb / 20P	100 mA, Low Quiescent Current, CMOS Linear Regulator Rev. A
	ADP172	579Kb / 20P	300 mA, Low Quiescent Current, CMOS Linear Regulator REV. 0
	ADP172_101	586Kb / 20P	300 mA, Low Quiescent Current CMOS Linear Regulator REV. B
Fortune Semiconductor C...	FS8844	691Kb / 10P	250 mA Low Quiescent Current LDO Linear Regulator
Analog Devices	ADP170	538Kb / 20P	300 mA, Low Quiescent Current, CMOS Linear Regulators REV. B
	ADP122ACPZ-2.6-R7	611Kb / 24P	5.5 V Input, 300 mA, Low Quiescent Current, CMOS Linear Regulator Rev. E
	ADP122ACPZ-1.8-R7	611Kb / 24P	5.5 V Input, 300 mA, Low Quiescent Current, CMOS Linear Regulator Rev. E