数据搜索系统,热门电子元器件搜索 |
|
AD1883JCPZ 数据表(PDF) 11 Page - Analog Devices |
|
AD1883JCPZ 数据表(HTML) 11 Page - Analog Devices |
11 / 20 page AD1883 Rev. 0 | Page 11 of 20 | April 2008 FILTER/MIC_BIAS VREF _FLT MIC_BIAS-B MIC_BIAS-C MIC_BIAS_IN 5.0 V or 3.3 V 27 28 29 33 O O O I Voltage Reference Filter. Switchable Microphone Bias. For use with Port B (Pins 21, 22). Switchable Microphone Bias. For use with Port C (Pins 23, 24). Both MIC bias pins are capable of: High-Z, 0 V, 1.65 V, 3.7 V, and 3.9 V (with 5.0 V on Pin 33) High-Z, 0 V, 1.65 V, 2.86 V, and 3.0 V (with 3.3 V on Pin 33). Source Power for Microphone Bias Boost Circuitry. Connect this pin to 5.0 V via a low-pass filter. When connected this way the AD1883 is capable of providing 3.9 V as a mic bias to all of the mic bias pins (except on Pin 31). If 5 V is not available, connect this pin to 3.3 V (AVDD) via a low-pass filter. POWER AND GROUND DVCORE 1.7 V to 1.9 V or FILTER 1 I/O CAUTION: DO NOT APPLY 3.3 V TO THIS PIN! Filter connection for internal core voltage regulator. If Pin 9 is connected to 3.3V DVDD, this pin must be connected to filter caps: 10μF, 1.0 μF, and 0.1μF connected in parallel between Pin 1 and DV SS (Pin 7). Direct, filtered 1.7 V to 1.9 V DVDD can be applied to Pin 1 to lower the digital power requirements. Pin 9 MUST be connected to Pin 1 in this case. DVIO 1.5 V or 3.3 V 3 I Link Digital I/O Voltage Reference. 3.3 V ± 10% or 1.5 V ± 5.5% DVSS 7 I Digital Supply Return (Ground). DVDD 1.7 V to 1.9 V or 3.3 V 9 I Digital Supply Voltage 3.3 V ± 10%. This is regulated down to DV CORE on Pin 1 to supply the internal digital core internal to the AD1883. Direct, filtered 1.7 V to 1.9 V DVDD may be applied to Pin 1 to lower the digital power requirements. Pin 9 MUST be connected to Pin 1 in this case. AVDD 3.3 V 25, 38 I CAUTION: DO NOT APPLY 5 V TO THESE PINS! Analog Supply Voltage 3.3 V ± 5%. Note: AVDD supplies should be well regulated and filtered as supply noise degrades audio performance. AVSS 26, 42 I Analog Supply Return (Ground). AVSS should be connected to DVSS using a conductive trace under, or close to, the AD1883. Table 5. Pin Function Descriptions (Continued) Mnemonic Pin No. I/O Description The symbols used in this table are defined as: I = input, O = output, LI = line level input, LO = line level output, HP = output capable of driving headphone load, MIC = input supports microphones with MIC bias and boost amplifier. |
类似零件编号 - AD1883JCPZ |
|
类似说明 - AD1883JCPZ |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |