数据搜索系统,热门电子元器件搜索 |
|
ST93C56B3TR 数据表(PDF) 5 Page - STMicroelectronics |
|
ST93C56B3TR 数据表(HTML) 5 Page - STMicroelectronics |
5 / 13 page Figure 5. Synchronous Timing, Read or Write AI00820C C D Q ADDRESS INPUT Hi-Z tDVCH tCLSL A0 S DATA OUTPUT tCHQV tCHDX tCHQL An tSLSH tSLQZ Q15/Q7 Q0 AI01429 C D Q ADDRESS/DATA INPUT Hi-Z tDVCH tSLCH A0/D0 S WRITE CYCLE tSLSH tCHDX An tCLSL tSLQZ BUSY tSHQV tW READY MEMORY ORGANIZATION The ST93C56 is organized as 256 bytes x 8 bits or 128 words x 16 bits. If the ORG input is left uncon- nected (or connected to VCC) the x16 organization is selected, when ORG is connected to Ground (VSS) the x8 organization is selected. When the ST93C56 is in standby mode, the ORG input should be unconnected or set to either VSS or VCC in order to achieve the minimum power consump- tion. Any voltage between VSS and VCC applied to ORG may increase the standby current value. POWER-ON DATA PROTECTION In order to prevent data corruption and inadvertent write operations during power up, a Power On Reset (POR) circuit resets all internal programming circuitry and sets the device in the Write Disable mode. When VCC reaches its functional value, the device is properly reset (in the Write Disable mode) and is ready to decode and execute an incoming instruction. A stable VCC must be applied, before applying any logic signal. 5/13 ST93C56/56C, ST93C57C |
类似零件编号 - ST93C56B3TR |
|
类似说明 - ST93C56B3TR |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |