数据搜索系统,热门电子元器件搜索 |
|
ST95P02 数据表(PDF) 2 Page - STMicroelectronics |
|
ST95P02 数据表(HTML) 2 Page - STMicroelectronics |
2 / 16 page Symbol Parameter Value Unit TA Ambient Operating Temperature –40 to 85 °C TSTG Storage Temperature –65 to 150 °C TLEAD Lead Temperature, Soldering (SO8 package) (PSDIP8 package) 40 sec 10 sec 215 260 °C VO Output Voltage –0.3 to VCC +0.6 V VI Input Voltage –0.3 to 6.5 V VCC Supply Voltage –0.3 to 6.5 V VESD Electrostatic Discharge Voltage (Human Body model) (2) 4000 V Electrostatic Discharge Voltage (Machine model) (3) 500 V Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents. 2. MIL-STD-883C, 3015.7 (100pF, 1500 Ω) 3. EIAJ IC-121 (Condition C) (200pF, 0 Ω) Table 2. Absolute Maximum Ratings (1) SIGNALS DESCRIPTION Serial Output (Q). The output pin is used to trans- fer data serially out of the ST95P02. Data is shifted out on the falling edge of the serial clock. Serial Input (D). The input pin is used to transfer data serially into the device. It receives instructions, addresses, and data to be written. Input is latched on the rising edge of the serial clock. Serial Clock (C). The serial clock provides the timing of the serial interface. Instructions, ad- dresses, or data present at the input pin are latched on the rising edge of the clock input, while data on the Q pin changes after the falling edge of the clock input. Chip Select (S). This input is used to select the ST95P02. The chip is selected by a high to low transition on the S pin when C is at ’0’ state. At any time, the chip is deselected by a low to high transi- tion on the S pin when C is at ’0’ state. As soon as the chip is deselected, the Q pin is at high imped- ance state. This pin allows multiple ST95P02 to share the same SPI bus. After power up, the chip is at the deselect state. Transitions of S are ignored when C is at ’1’ state. D VSS C HOLD Q SVCC W AI01257 ST95P02 1 2 3 4 8 7 6 5 Figure 2A. DIP Pin Connections 1 AI01258B 2 3 4 8 7 6 5 D VSS C HOLD Q SVCC W ST95P02 Figure 2B. SO Pin Connections 2/16 ST95P02 |
类似零件编号 - ST95P02 |
|
类似说明 - ST95P02 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |