数据搜索系统,热门电子元器件搜索 |
|
74F563LMX 数据表(PDF) 2 Page - National Semiconductor (TI) |
|
|
74F563LMX 数据表(HTML) 2 Page - National Semiconductor (TI) |
2 / 8 page Connection Diagrams Pin Assignment for DIP SOIC and Flatpak TLF9562 – 1 Pin Assignment for LCC TLF9562 – 2 Functional Description The ’F563 contains eight D-type latches with TRI-STATE output buffers When the Latch Enable (LE) input is HIGH data on the Dn inputs enters the latches In this condition the latches are transparent ie a latch output will change state each time its D input changes When LE is LOW the latches store the information that was present on the D in- puts a setup time preceding the HIGH-to-LOW transition of LE The TRI-STATE buffers are controlled by the Output Enable (OE) input When OE is LOW the buffers are in the bi-state mode When OE is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches Function Table Inputs Internal Output Function OE LE D Q O H X X X Z High Z H H L H Z High Z H H H L Z High Z H L X NC Z Latched L H L H H Transparent L H H L L Transparent L L X NC NC Latched H e HIGH Voltage Level L e LOW Voltage Level X e Immaterial Z e High Impedance NC e No Change Logic Diagram TLF9562 – 4 Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays 2 |
类似零件编号 - 74F563LMX |
|
类似说明 - 74F563LMX |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |