数据搜索系统,热门电子元器件搜索 |
|
SM8230A 数据表(PDF) 2 Page - NEC |
|
SM8230A 数据表(HTML) 2 Page - NEC |
2 / 8 page SM8230A SEIKO NPC CORPORATION —2 BLOCK DIAGRAM PIN DESCRIPTION Number Name I/O Description 1 SD I Serial data input 2 SCL I Serial data transfer clock input. (For valid transfer, OE must stay LOW for 16 clock cycles.) 3OE I DTMF output enable/serial data transfer select input. Serial data transfer is selected when LOW. 4 VSS – Ground 5 CLK I System clock input. The clock can be set to one of four frequencies (480kHz, 960kHz, 1.92MHz, 3.84MHz). 6 BZL O DTMF low-frequency group analog output 7 BZH O DTMF high-frequency group analog output 8 VDD – Supply voltage CLK OE BZL VSS SCL VDD SD BZH LATCH SELECTOR Programmable Counter High Group ROM D/A Converter Output Control Programmable Counter Low Group ROM D/A Converter Output Control |
类似零件编号 - SM8230A |
|
类似说明 - SM8230A |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |