数据搜索系统,热门电子元器件搜索 |
|
TPA5050RSAT 数据表(PDF) 2 Page - Texas Instruments |
|
|
TPA5050RSAT 数据表(HTML) 2 Page - Texas Instruments |
2 / 21 page www.ti.com PIN DESCRIPTIONS ADD1 LRCLK SCL GND ADD0 ADD2 DATA 11 9 10 12 3 1 2 4 SDA RSA (QFN)PACKAGE (TOP VIEW) FUNCTIONAL BLOCK DIAGRAM DATA BCLK LRCLK INPUT BUFFER OUTPUT BUFFER DATA_OUT CONTROL 2 3 I C 2 ADDx(2:0) DELAY MEMORY TPA5050 SLOS492B – MAY 2006 – REVISED MAY 2007 TERMINAL FUNCTIONS TERMINAL I/O DESCRIPTION NAME NO. ADD0 10 I I2C address select pin – LSB ADD1 11 I I2C address select pin ADD2 12 I I2C address select pin – MSB BCLK 16 I Audio data bit clock input for serial input. 5V tolerant input. DATA 2 I Audio serial data input for serial input. 5V tolerant input. DATA_OUT 15 O Delayed audio serial data output. GND 5–9, 14 P Ground – All ground terminals must be tied to GND for proper operation LRCLK 1 I Left and Right serial audio sampling rate clock (fs). 5V tolerant input. SCL 3 I I2C communication bus clock input. 5V tolerant input. SDA 4 I/O I2C communication bus data input. 5V tolerant input. VDD 13 P Power supply interface. Connect to ground. Must be soldered down in all applications to properly secure device on the Thermal Pad - PCB. 2 Submit Documentation Feedback |
类似零件编号 - TPA5050RSAT |
|
类似说明 - TPA5050RSAT |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |