数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SN74V3680-15PEU 数据表(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
部件名 SN74V3680-15PEU
功能描述  102436, 204836, 409636, 819236, 1638436, 32768 횞 36 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
Download  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

SN74V3680-15PEU 数据表(HTML) 11 Page - Texas Instruments

Back Button SN74V3680-15PEU Datasheet HTML 7Page - Texas Instruments SN74V3680-15PEU Datasheet HTML 8Page - Texas Instruments SN74V3680-15PEU Datasheet HTML 9Page - Texas Instruments SN74V3680-15PEU Datasheet HTML 10Page - Texas Instruments SN74V3680-15PEU Datasheet HTML 11Page - Texas Instruments SN74V3680-15PEU Datasheet HTML 12Page - Texas Instruments SN74V3680-15PEU Datasheet HTML 13Page - Texas Instruments SN74V3680-15PEU Datasheet HTML 14Page - Texas Instruments SN74V3680-15PEU Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 50 page
background image
SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690
1024
× 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
programmable-flag mode (PFM)
During master reset, a low on PFM selects asynchronous programmable-flag timing mode. A high on PFM
selects synchronous programmable-flag timing mode. If asynchronous PAF/PAE configuration is selected
(PFM low during MRS), PAE is asserted low on the low-to-high transition of RCLK. PAE is reset to high on the
low-to-high transition of WCLK. Similarly, PAF is asserted low on the low-to-high transition of WCLK, and PAF
is reset to high on the low-to-high transition of RCLK.
If synchronous PAE/PAF configuration is selected (PFM high during MRS), PAE is asserted and updated on the
rising edge of RCLK only, and not WCLK. Similarly, PAF is asserted and updated on the rising edge of WCLK
only and not RCLK. The mode desired is configured during master reset by the state of the PFM.
interspersed parity (IP)
During master reset, a low on IP selects noninterspersed-parity mode. A high selects interspersed-parity mode.
The IP bit function allows the user to select the parity bit in the word loaded into the parallel port (D0–Dn) when
programming the flag offsets. If interspersed-parity mode is selected, the FIFO assumes that the parity bits are
located in bit positions D8, D17, D26, and D35 during the parallel programming of the flag offsets. If
noninterspersed-parity mode is selected, D8, D17, and D28 are assumed to be valid bits and D32, D33, D34,
and D35 are ignored. IP mode is selected during master reset by the state of the IP input pin. Interspersed-parity
control has an effect only during parallel programming of the offset registers. It does not affect the data written
to, and read from, the FIFO.
outputs
full flag/input ready (FF/IR)
FF/IR is a dual-purpose pin. In standard mode, the FF function is selected. When the FIFO is full, FF goes low,
inhibiting further write operations. When FF is high, the FIFO is not full. If no reads are performed after a reset
(either MRS or PRS), FF goes low after D writes to the FIFO (D = 1024 for the SN74V3640, D = 2048 for the
SN74V3650, D = 4096 for the SN74V3660, D = 8192 for the SN74V3670, D = 16384 for the SN74V3680, and
D = 32768 for the SN74V3690).
See Figure 7 for timing information.
In FWFT mode, the IR function is selected. IR goes low when memory space is available for writing in data.
When there is no longer any free space left, IR goes high, inhibiting further write operations. If no reads are
performed after a reset (either MRS or PRS), IR goes high after D writes to the FIFO (D = 1025 for the
SN74V3640, D = 2049 for the SN74V3650, D = 4097 for the SN74V3660, D = 8193 for the
SN74V3670, D = 16385 for the SN74V3680, and D = 32769 for the SN74V3690).
See Figure 9 for timing information.
The IR status not only measures the contents of the FIFO memory, but also counts the presence of a word in
the output register. Thus, in FWFT mode, the total number of writes necessary to deassert IR is one greater than
needed to assert FF in standard mode.
FF/IR is synchronous and updated on the rising edge of WCLK. FF/IR are double register-buffered outputs.


类似零件编号 - SN74V3680-15PEU

制造商部件名数据表功能描述
logo
Texas Instruments
SN74V215 TI-SN74V215 Datasheet
555Kb / 40P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215 TI-SN74V215 Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215-10PAG TI-SN74V215-10PAG Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215-10PAG TI-SN74V215-10PAG Datasheet
600Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
SN74V215-15PAG TI-SN74V215-15PAG Datasheet
590Kb / 43P
[Old version datasheet]   512 X 18, 1024 X 18, 2048 X 18, 4096 X 18 DSP-SYNC FIRST-IN, FIRST-OUT MEMORIES
More results

类似说明 - SN74V3680-15PEU

制造商部件名数据表功能描述
logo
Texas Instruments
SN74ALVC3651 TI-SN74ALVC3651 Datasheet
383Kb / 26P
[Old version datasheet]   2048 횞 36 SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY
SN74ACT3641 TI-SN74ACT3641 Datasheet
379Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN54ACT3641 TI-SN54ACT3641 Datasheet
377Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651 TI-SN74ACT3651 Datasheet
376Kb / 26P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651 TI1-SN74ACT3651_09 Datasheet
470Kb / 29P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3632 TI1-SN74ACT3632_08 Datasheet
503Kb / 30P
[Old version datasheet]   512 횞 36 횞 2CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74V263 TI-SN74V263 Datasheet
803Kb / 52P
[Old version datasheet]   8192 횞 18, 16384 횞 18, 32768 횞 18, 65536 횞 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74ACT3622 TI-SN74ACT3622 Datasheet
417Kb / 28P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN54ACT3632 TI-SN54ACT3632 Datasheet
383Kb / 25P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT3612 TI-SN74ABT3612 Datasheet
462Kb / 31P
[Old version datasheet]   64 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com