数据搜索系统,热门电子元器件搜索 |
|
74AUP2G80GM 数据表(PDF) 11 Page - NXP Semiconductors |
|
74AUP2G80GM 数据表(HTML) 11 Page - NXP Semiconductors |
11 / 18 page 74AUP2G80_2 © NXP B.V. 2007. All rights reserved. Product data sheet Rev. 02 — 1 August 2007 11 of 18 NXP Semiconductors 74AUP2G80 Low-power dual D-type flip-flop; positive-edge trigger 12. Waveforms Measurement points are given in Table 9. Logic levels: VOL and VOH are typical output voltage drop that occur with the output load. Fig 7. The clock input (nCP) to output (nQ) propagation delays 001aaf311 nCP input nQ output tPLH tPHL VM VM VOH VI GND nD input VI GND VOL VM VM Measurement points are given in Table 9. Logic levels: VOL and VOH are typical output voltage drop that occur with the output load. Fig 8. The clock input (nCP) to output (nQ) propagation delays, clock pulse width, nD to nCP setup and hold times and the nCP maximum frequency 001aaf312 th tsu(L) th tPLH tW tPHL tsu(H) 1/fmax VM VM VM VI GND VI GND nCP input nD input VOH VOL nQ output Table 9. Measurement points Supply voltage Output Input VCC VM VM VI tr = tf 0.8 V to 3.6 V 0.5 × V CC 0.5 × V CC VCC ≤ 3.0 ns |
类似零件编号 - 74AUP2G80GM |
|
类似说明 - 74AUP2G80GM |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |