数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4856 数据表(PDF) 7 Page - NXP Semiconductors

部件名 TDA4856
功能描述  I2C-bus autosync deflection controller for PC monitors
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

TDA4856 数据表(HTML) 7 Page - NXP Semiconductors

Back Button TDA4856 Datasheet HTML 3Page - NXP Semiconductors TDA4856 Datasheet HTML 4Page - NXP Semiconductors TDA4856 Datasheet HTML 5Page - NXP Semiconductors TDA4856 Datasheet HTML 6Page - NXP Semiconductors TDA4856 Datasheet HTML 7Page - NXP Semiconductors TDA4856 Datasheet HTML 8Page - NXP Semiconductors TDA4856 Datasheet HTML 9Page - NXP Semiconductors TDA4856 Datasheet HTML 10Page - NXP Semiconductors TDA4856 Datasheet HTML 11Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 56 page
background image
1999 Jul 13
7
Philips Semiconductors
Product specification
I2C-bus autosync deflection controller for
PC monitors
TDA4856
Frequency-locked loop
The frequency-locked loop can lock the horizontal
oscillator over a wide frequency range. This is achieved by
a combined search and PLL operation. The frequency
range is preset by two external resistors and the
recommended maximum ratio is
This can, for instance, be a range from 15.625 to 90 kHz
with all tolerances included.
Without a horizontal sync signal the oscillator will be
free-running at fmin. Any change of sync conditions is
detected by the internal coincidence detector. A deviation
of more than 4% between horizontal sync and oscillator
frequency switches the horizontal section into search
mode. This means that PLL1 control currents are switched
off immediately. The internal frequency detector then
starts tuning the oscillator. Very small DC currents at
HPLL1 (pin 26) are used to perform this tuning with a well
defined change rate. When coincidence between
horizontal sync and oscillator frequency is detected, the
search mode is first replaced by a soft-lock mode which
lasts for the first part of the next vertical period.
The soft-lock mode is then replaced by a normal PLL
operation. This operation ensures smooth tuning and
avoids fast changes of horizontal frequency during
catching.
In this concept it is not allowed to load HPLL1.
The frequency dependent voltage at this pin is fed
internally to HBUF (pin 27) via a sample-and-hold and
buffer stage. The sample-and-hold stage removes all
disturbances caused by horizontal sync or composite
vertical sync from the buffered voltage. An external
resistor connected between pins HBUF and HREF defines
the frequency range.
Out-of-lock indication (pin HUNLOCK)
Pin HUNLOCK is floating during search mode, or if a
protection condition is true. All this can be detected by the
microcontroller if a pull-up resistor is connected to its own
supply voltage.
For an additional fast vertical blanking at grid 1 of the
picture tube a 1 V signal referenced to ground is available
at this output. The continuous protection blanking
(see Section “Video clamping/vertical blanking generator”)
is also available at this pin. Horizontal unlock blanking can
be switched off, by control bit BLKDIS via the I2C-bus
while vertical blanking is maintained.
Horizontal oscillator
The horizontal oscillator is of the relaxation type and
requires a capacitor of 10 nF at HCAP (pin 29).
For optimum jitter performance the value of 10 nF must
not be changed.
The minimum oscillator frequency is determined by a
resistor from HREF to ground. A resistor connected
between pins HREF and HBUF defines the frequency
range.
The reference current at pin HREF also defines the
integration time constant of the vertical sync integration.
Calculation of line frequency range
The oscillator frequencies fmin and fmax must first be
calculated. This is achieved by adding the spread of the
relevant components to the highest and lowest sync
frequencies fsync(min) and fsync(max). The oscillator is driven
by the currents in RHREF and RHBUF.
The following example is a 31.45 to 90 kHz application:
Table 1
Calculation of total spread
Thus the typical frequency range of the oscillator in this
example is:
The resistors RHREF and RHBUFpar can be calculated using
the following formulae:
.
The resistor RHBUFpar is calculated as the value of RHREF
and RHBUF in parallel.
f
max
f
min
----------
6.5
1
--------
=
spread of
for fmax
for fmin
IC
±3%
±5%
CHCAP
±2%
±2%
RHREF, RHBUF
±2%
±2%
Total
±7%
±9%
f
max
f
sync max
()
1.07
×
96.3 kHz
==
f
min
f
sync min
()
1.09
-----------------------
28.4 kHz
==
R
HREF
78
kHz
k
×
×Ω
f
min
0.0012
f
min
2
×
+
kHz
[]
-----------------------------------------------------------------
2.61 k
==
R
HBUFpar
78
kHz
k
×
×Ω
f
max
0.0012
f
max
2
×
+
kHz
[]
--------------------------------------------------------------------
726
==


类似零件编号 - TDA4856

制造商部件名数据表功能描述
logo
NXP Semiconductors
TDA4850 PHILIPS-TDA4850 Datasheet
142Kb / 20P
   Horizontal and vertical deflection controller for VGA/XGA and multi-frequency monitors
1997 Jun 05
TDA4851 PHILIPS-TDA4851 Datasheet
198Kb / 17P
   Horizontal and vertical deflection controller for VGA/XGA and autosync monitors
November 1992
TDA4852 PHILIPS-TDA4852 Datasheet
175Kb / 16P
   Horizontal and vertical deflection controller for autosync monitors
December 1992
TDA4853 PHILIPS-TDA4853 Datasheet
255Kb / 60P
   I2C-bus autosync deflection controllers for PC/TV monitors
1999 Jul 13
TDA4854 PHILIPS-TDA4854 Datasheet
255Kb / 60P
   I2C-bus autosync deflection controllers for PC/TV monitors
1999 Jul 13
More results

类似说明 - TDA4856

制造商部件名数据表功能描述
logo
NXP Semiconductors
TDA4857PS PHILIPS-TDA4857PS Datasheet
235Kb / 56P
   I2C-bus autosync deflection controller for PC monitors
2000 Jan 31
TDA4841PS PHILIPS-TDA4841PS Datasheet
245Kb / 60P
   I2C-bus autosync deflection controller for PC monitors
1999 Oct 25
TDA4853 PHILIPS-TDA4853 Datasheet
255Kb / 60P
   I2C-bus autosync deflection controllers for PC/TV monitors
1999 Jul 13
TDA4852 PHILIPS-TDA4852 Datasheet
175Kb / 16P
   Horizontal and vertical deflection controller for autosync monitors
December 1992
TDA4851 PHILIPS-TDA4851 Datasheet
198Kb / 17P
   Horizontal and vertical deflection controller for VGA/XGA and autosync monitors
November 1992
TDA4855 PHILIPS-TDA4855 Datasheet
317Kb / 44P
   Autosync Deflection Controller ASDC
1996 Jul 18
TDA4858 PHILIPS-TDA4858 Datasheet
260Kb / 44P
   Economy Autosync Deflection Controller (EASDC)
1997 Oct 27
logo
NTE Electronics
NTE7133 NTE-NTE7133 Datasheet
46Kb / 7P
   Integrated Circuit Horizontal and Vertical Deflection Controller for VGA/XGA and Autosync Monitors
logo
National Semiconductor ...
LM1290 NSC-LM1290 Datasheet
176Kb / 9P
   Autosync Horizontal Deflection Processor
logo
NTE Electronics
NTE7134 NTE-NTE7134 Datasheet
89Kb / 17P
   Integrated Circuit Horizontal and Vertical Deflection Controller for Monitors
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com