数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9991 数据表(PDF) 11 Page - Analog Devices

部件名 AD9991
功能描述  10-Bit CCD Signal Processor with Precision Timing ??Generator
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9991 数据表(HTML) 11 Page - Analog Devices

Back Button AD9991 Datasheet HTML 7Page - Analog Devices AD9991 Datasheet HTML 8Page - Analog Devices AD9991 Datasheet HTML 9Page - Analog Devices AD9991 Datasheet HTML 10Page - Analog Devices AD9991 Datasheet HTML 11Page - Analog Devices AD9991 Datasheet HTML 12Page - Analog Devices AD9991 Datasheet HTML 13Page - Analog Devices AD9991 Datasheet HTML 14Page - Analog Devices AD9991 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 60 page
background image
AD9991
–11–
12 edge locations. Table II shows the correct register values for
the corresponding edge locations.
Figure 7 shows the default timing locations for all of the high
speed clock signals.
H-Driver and RG Outputs
In addition to the programmable timing positions, the AD9991
features on-chip output drivers for the RG and H1–H4 outputs.
These drivers are powerful enough to directly drive the CCD
inputs. The H-driver and RG current can be adjusted for optimum
rise/fall time into a particular load by using the DRVCONTROL
register (Addr 0x35). The 3-bit drive setting for each output is
adjustable in 4.1 mA increments, with the minimum setting of 0
equal to OFF or three-state, and the maximum setting of 7 equal
to 30.1 mA.
As shown in Figures 5, 6, and 7, the H2 and H4 outputs are
inverses of H1 and H3, respectively. The H1/H2 crossover volt-
age is approximately 50% of the output swing. The crossover
voltage is not programmable.
Digital Data Outputs
The AD9991 data output and DCLK phases are programmable
using the DOUTPHASE register (Addr 0x37, Bits [5:0]). Any
edge from 0 to 47 may be programmed, as shown in Figure 8a.
Normally, the DOUT and DCLK signals will track in phase based
on the DOUTPHASE register contents. The DCLK output phase
can also be held fixed with respect to the data outputs by chang-
ing the DCLKMODE register HIGH (Addr 0x37, Bit 6). In this
mode, the DCLK output will remain at a fixed phase equal to
CLO (the inverse of CLI) while the data output phase is still
programmable.
There is a fixed output delay from the DCLK rising edge to the
DOUT transition, called tOD. This delay can be programmed to
four values between 0 ns and 12 ns, by using the DOUTDELAY
register (Addr 0x037, Bits [8:7]). The default value is 8 ns.
The pipeline delay through the AD9991 is shown in Figure 8b.
After the CCD input is sampled by SHD, there is an 11-cycle
delay until the data is available.
Table I. Timing Core Register Parameters for H1, H3, RG, SHP/SHD
Parameter
Length
Range
Description
Polarity
1b
High/Low
Polarity Control for H1, H3, and RG (0 = No Inversion, 1 = Inversion)
Positive Edge
6b
0–47 Edge Location
Positive Edge Location for H1, H3, and RG
Negative Edge
6b
0–47 Edge Location
Negative Edge Location for H1, H3, and RG
Sampling Location
6b
0-47 Edge Location
Sampling Location for Internal SHP and SHD Signals
Drive Strength
3b
0–47 Current Steps
Drive Current for H1–H4 and RG Outputs (4.1 mA per Step)
H1/H3
H2/H4
RG
USING THE SAME TOGGLE POSITIONS FOR H1 AND H3 GENERATES STANDARD 2-PHASE H-CLOCKING.
CCD
SIGNAL
Figure 6. 2-Phase H-Clock Operation
Table II. Precision Timing Edge Locations
Quadrant
Edge Location (Dec)
Register Value (Dec)
Register Value (Bin)
I
0 to 11
0 to 11
000000 to 001011
II
12 to 23
16 to 27
010000 to 011011
III
24 to 35
32 to 43
100000 to 101011
IV
36 to 47
48 to 59
110000 to 111011
REV. 0


类似零件编号 - AD9991

制造商部件名数据表功能描述
logo
Analog Devices
AD9991 AD-AD9991 Datasheet
836Kb / 60P
   10-Bit CCD Signal Processor with Precision Timing Generator
REV. 0
AD9991 AD-AD9991_15 Datasheet
836Kb / 60P
   10-Bit CCD Signal Processor with Precision Timing Generator
REV. 0
More results

类似说明 - AD9991

制造商部件名数据表功能描述
logo
Analog Devices
AD9991 AD-AD9991_15 Datasheet
836Kb / 60P
   10-Bit CCD Signal Processor with Precision Timing Generator
REV. 0
AD9937 AD-AD9937_15 Datasheet
416Kb / 44P
   CCD Signal Processor with Precision Timing Generator
REV. 0
AD9929 AD-AD9929_15 Datasheet
564Kb / 64P
   CCD Signal Processor with Precision Timing Generator
REV. A
AD9898 AD-AD9898_15 Datasheet
562Kb / 52P
   CCD Signal Processor with Precision Timing Generator
REV. 0
AD9970 AD-AD9970 Datasheet
66Kb / 2P
   14-Bit CCD Signal Processor with Precision Timing Generator
Rev. SpA
AD9898 AD-AD9898 Datasheet
518Kb / 52P
   CCD Signal Processor with Precision Timing??Generator
REV. 0
AD9937 AD-AD9937 Datasheet
399Kb / 44P
   CCD Signal Processor with Precision Timing??Generator
REV. 0
AD9970BCPZ AD-AD9970BCPZ Datasheet
75Kb / 2P
   14-Bit CCD Signal Processor with Precision Timing Generator
Rev. SpB
AD9992 AD-AD9992 Datasheet
775Kb / 92P
   12-Bit CCD Signal Processor with Precision Timing Generator
REV. C
AD9929 AD-AD9929 Datasheet
558Kb / 64P
   CCD Signal Processor with Precision Timing Generator
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com