数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MC100LVEL92 数据表(PDF) 2 Page - ON Semiconductor

部件名 MC100LVEL92
功能描述  Clock Management Design Using Low Skew and Low Jitter Devices
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

MC100LVEL92 数据表(HTML) 2 Page - ON Semiconductor

  MC100LVEL92 Datasheet HTML 1Page - ON Semiconductor MC100LVEL92 Datasheet HTML 2Page - ON Semiconductor MC100LVEL92 Datasheet HTML 3Page - ON Semiconductor MC100LVEL92 Datasheet HTML 4Page - ON Semiconductor MC100LVEL92 Datasheet HTML 5Page - ON Semiconductor MC100LVEL92 Datasheet HTML 6Page - ON Semiconductor MC100LVEL92 Datasheet HTML 7Page - ON Semiconductor MC100LVEL92 Datasheet HTML 8Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
TND301
http://onsemi.com
2
Typical Clock Management System
Clock Management of an electronic system (see Figure 1)
depends on very accurate time keeping. A well–designed
Clock Management scheme begins with a precise Clock
Generator which is the standard Master Clock or Mean Time.
The Master Clock is passed on to the Clock Distribution circuit
which “fans out” multiple clocks throughout the system and
activates individual events in the CPUs, ASICs, FPGAs, and
Memory. All events are synchronized to the Master Clock and
requires accurate devices to generate and distribute the clocks.
Accurate devices are described as those with low jitter and
low skew. Jitter is uncertainty in the location of the rising or
falling edge of the signal (see Figure 2). Jitter can be random
or deterministic. Jitter is called phase noise in the Master
Clock and increases as it passes through each device. Noise
from power supplies and crosstalk between signals also add
to the total jitter. Jitter can be measured as peak–to–peak or
RMS in picoseconds.
Skew is a time offset of the clocks as they travel
throughout the system (see Figure 3). Skew is defined as
duty–cycle skew, within–device skew, or device–to–device
skew. Skew is reduced by adjusting the delay of signals
within the system. It is similar to propagation delay and is
measured in picoseconds.
Large values of jitter and skew on clocks reduce the
maximum operating frequency of a system.
Clock Generator
CPU’s
Master Clock
PLL
(Phase Locked Loop)
with Crystal
Clock
Distribution
Back
Plane
Additional
Clock
Distribution
Clock Delay,
Division and
Translation
ASIC’s
FPGA’s
Memory
Figure 1. Typical Clock Management System
Figure 2. Jitter
Figure 3. Skew
Skew
OUT1
OUT2
Skew is a fixed difference between outputs caused by many factors including physi-
cal layout, device process variations, and unbalanced loading conditions.
Jitter is the uncertainty caused by many factors including power supply noise, signal
crosstalk, and device physics.
Jitter


类似零件编号 - MC100LVEL92

制造商部件名数据表功能描述
logo
ON Semiconductor
MC100LVEL92 ONSEMI-MC100LVEL92 Datasheet
71Kb / 3P
   Triple PECL to LVPECL Translator?
1997 REV 2
MC100LVEL92 ONSEMI-MC100LVEL92 Datasheet
112Kb / 6P
   5V Triple PECL Input to LVPECL Output Translator
November, 2006 ??Rev. 11
MC100LVEL92 ONSEMI-MC100LVEL92 Datasheet
147Kb / 5P
   5V Triple PECL Input to LVPECL Output Translator
July, 2016 ??Rev. 13
MC100LVEL92DW ONSEMI-MC100LVEL92DW Datasheet
112Kb / 6P
   5V Triple PECL Input to LVPECL Output Translator
November, 2006 ??Rev. 11
MC100LVEL92DWG ONSEMI-MC100LVEL92DWG Datasheet
112Kb / 6P
   5V Triple PECL Input to LVPECL Output Translator
November, 2006 ??Rev. 11
More results

类似说明 - MC100LVEL92

制造商部件名数据表功能描述
logo
SpectraLinear Inc
SL23EP09NZ SPECTRALINEAR-SL23EP09NZ Datasheet
132Kb / 11P
   Low Jitter and Skew DC to 220MHz Clock Buffer
SL2304NZ SPECTRALINEAR-SL2304NZ Datasheet
136Kb / 9P
   Low Jitter and Skew DC to 160MHz Clock Buffer
logo
Silicon Laboratories
SL2304NZ SILABS-SL2304NZ Datasheet
151Kb / 9P
   Low Jitter and Skew DC to 140MHz Clock Buffer
SL23EP04NZ SILABS-SL23EP04NZ Datasheet
181Kb / 11P
   Low Jitter and Skew DC to 220 MHz Clock Buffer
SL23EP09NZ SILABS-SL23EP09NZ Datasheet
174Kb / 11P
   Low Jitter and Skew DC to 220 MHz Clock Buffer
logo
SpectraLinear Inc
SL2309NZ SPECTRALINEAR-SL2309NZ Datasheet
118Kb / 8P
   Low Jitter and Skew DC to 140 MHz Clock Buffer
SL23EP04NZ SPECTRALINEAR-SL23EP04NZ Datasheet
149Kb / 12P
   Low Jitter and Skew DC to 220 MHz Clock Buffer
logo
Pericom Semiconductor C...
PI6C2310 PERICOM-PI6C2310 Datasheet
138Kb / 5P
   Low skew, low jitter, PLL clock buffer with divider or multiplier
logo
Integrated Circuit Syst...
ICS548-03 ICST-ICS548-03 Datasheet
75Kb / 4P
   Low Skew Clock Inverter and Divider
logo
Integrated Device Techn...
ICS548A-03 IDT-ICS548A-03 Datasheet
187Kb / 7P
   LOW SKEW CLOCK INVERTER AND DIVIDER
More results


Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com