数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9910 数据表(PDF) 10 Page - Analog Devices

部件名 AD9910
功能描述  1 GSPS, 14-Bit, 3.3 V CMOS Direct Digital Synthesizer
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9910 数据表(HTML) 10 Page - Analog Devices

Back Button AD9910_07 Datasheet HTML 6Page - Analog Devices AD9910_07 Datasheet HTML 7Page - Analog Devices AD9910_07 Datasheet HTML 8Page - Analog Devices AD9910_07 Datasheet HTML 9Page - Analog Devices AD9910_07 Datasheet HTML 10Page - Analog Devices AD9910_07 Datasheet HTML 11Page - Analog Devices AD9910_07 Datasheet HTML 12Page - Analog Devices AD9910_07 Datasheet HTML 13Page - Analog Devices AD9910_07 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 60 page
background image
AD9910
Rev. 0 | Page 10 of 60
Table 3. Pin Function Descriptions
Pin No.
Mnemonic
I/O1
Description
1, 20, 72, 86, 87,
93, 97 to 100
NC
Not Connected. Allow device pins to float.
2
PLL_LOOP_FILTER
I
PLL Loop Filter Compensation Pin. See the External PLL Loop Filter Components section for
details.
3, 6, 89, 92
AVDD (1.8V)
Analog Core VDD, 1.8 V Analog Supplies.
74 to 77, 83
AVDD (3.3V)
Analog DAC VDD, 3.3 V Analog Supplies.
17, 23, 30, 47,
57, 64
DVDD (1.8V)
Digital Core VDD, 1.8 V Digital Supplies.
11, 15, 21, 28, 45,
56, 66
DVDD_I/O (3.3V)
Digital Input/Output VDD, 3.3 V Digital Supplies.
4, 5, 73, 78, 79,
82, 85, 88, 96
AGND
Analog Ground.
13, 16, 22, 29, 46,
51, 58, 65
DGND
Digital Ground.
7
SYNC_IN+
I
Synchronization Signal, Digital Input (Rising Edge Active). The synchronization signal from
the external master to synchronize internal subclocks. See the Synchronization of Multiple
Devices section for details.
8
SYNC_IN−
I
Synchronization Signal, Digital Input (Rising Edge Active). The synchronization signal from
the external master to synchronize internal subclocks. See the Synchronization of Multiple
Devices section for details.
9
SYNC_OUT+
O
Synchronization Signal, Digital Output (Rising Edge Active). The synchronization signal
from the internal device subclocks to synchronize external slave devices. See the
Synchronization of Multiple Devices section for details.
10
SYNC_OUT−
O
Synchronization Signal, Digital Output (Rising Edge Active). The synchronization signal
from the internal device subclocks to synchronize external slave devices. See the
Synchronization of Multiple Devices section for details.
12
SYNC_SMP_ERR
O
Synchronization Sample Error, Digital Output (Active High). Sync sample error: a high on
this pin indicates that the AD9910 did not receive a valid sync signal on SYNC_IN+/SYNC_IN−.
14
MASTER_RESET
I
Master Reset, Digital Input (Active High). Master reset: clears all memory elements and sets
registers to default values.
18
EXT_PWR_DWN
I
External Power-Down, Digital Input (Active High). A high level on this pin initiates the
currently programmed power-down mode. See the Power-Down Control section of this
document for further details. If unused, connect to ground.
19
PLL_LOCK
O
Clock Multiplier PLL Lock, Digital Output (Active High). A high on this pin indicates the
Clock Multiplier PLL has acquired lock to the reference clock input.
24
RAM_SWP_OVR
O
RAM Sweep Over, Digital Output (Active High). A high on this pin indicates the RAM sweep
profile has completed.
25 to 27, 31 to 39,
42 to 44, 48
D<15:0>
I
Parallel Input Bus (Active High).
49, 50
F<1:0>
I
Modulation Format Pin. Digital input to determine the modulation format.
40
PDCLK
O
Parallel Data Clock. This is the digital output (clock). The parallel data clock provides a
timing signal for aligning data at the parallel inputs.
41
TxENABLE
I
Transmit Enable. Digital input (active high). In burst mode communications, a high on this
pin indicates new data for transmission. In continuous mode, this pin remains high.
52 to 54
PROFILE<2:0>
I
Profile Select Pins. Digital inputs (active high). Use these pins to select one of eight
phase/frequency profiles for the DDS. Changing the state of one of these pins transfers the
current contents of all I/O buffers to the corresponding registers. State changes should be
set up on the SYNC_CLK pin.
55
SYNC_CLK
O
Output Clock Divided-By-Four. A digital output (clock). Many of the digital inputs on the
chip, such as I/O_UPDATE and PROFILE<2:0> need to be set up on the rising edge of this
signal.


类似零件编号 - AD9910_07

制造商部件名数据表功能描述
logo
Analog Devices
AD9910BSVZ AD-AD9910BSVZ Datasheet
1Mb / 64P
   CMOS Direct Digital Synthesizer
AD9910BSVZ-REEL AD-AD9910BSVZ-REEL Datasheet
1Mb / 64P
   CMOS Direct Digital Synthesizer
AD9910 AD-AD9910_16 Datasheet
1Mb / 64P
   CMOS Direct Digital Synthesizer
More results

类似说明 - AD9910_07

制造商部件名数据表功能描述
logo
Analog Devices
AD9910 AD-AD9910 Datasheet
488Kb / 13P
   1 GSPS 14-Bit, 3.3V CMOS Direct Digital Synthesizer
Rev. PrD
AD9912BCPZ AD-AD9912BCPZ Datasheet
649Kb / 40P
   1 GSPS Direct Digital Synthesizer with 14-Bit DAC
Rev. F
AD9912 AD-AD9912 Datasheet
113Kb / 3P
   1 GSPS Direct Digital Synthesizer w/ 14-bit DAC
Rev. F
AD9912ABCPZ AD-AD9912ABCPZ Datasheet
649Kb / 40P
   1 GSPS Direct Digital Synthesizer with 14-Bit DAC
Rev. F
AD9858BSVZ AD-AD9858BSVZ Datasheet
838Kb / 32P
   1 GSPS Direct Digital Synthesizer
REV. C
AD9858 AD-AD9858 Datasheet
1Mb / 32P
   1 GSPS Direct Digital Synthesizer
REV. A
AD9858 AD-AD9858_15 Datasheet
838Kb / 32P
   1 GSPS Direct Digital Synthesizer
REV. C
AD9953 AD-AD9953_17 Datasheet
648Kb / 32P
   400MSPS, 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9954 AD-AD9954_17 Datasheet
742Kb / 40P
   400MSPS, 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
AD9953YSVZ AD-AD9953YSVZ Datasheet
574Kb / 32P
   400 MSPS, 14-Bit, 1.8 V CMOS Direct Digital Synthesizer
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com