数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ISL5217 数据表(PDF) 7 Page - Intersil Corporation

部件名 ISL5217
功能描述  Quad Programmable Up Converter
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTERSIL [Intersil Corporation]
网页  http://www.intersil.com/cda/home
标志 INTERSIL - Intersil Corporation

ISL5217 数据表(HTML) 7 Page - Intersil Corporation

Back Button ISL5217_05 Datasheet HTML 3Page - Intersil Corporation ISL5217_05 Datasheet HTML 4Page - Intersil Corporation ISL5217_05 Datasheet HTML 5Page - Intersil Corporation ISL5217_05 Datasheet HTML 6Page - Intersil Corporation ISL5217_05 Datasheet HTML 7Page - Intersil Corporation ISL5217_05 Datasheet HTML 8Page - Intersil Corporation ISL5217_05 Datasheet HTML 9Page - Intersil Corporation ISL5217_05 Datasheet HTML 10Page - Intersil Corporation ISL5217_05 Datasheet HTML 11Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 43 page
background image
7
FN6004.3
July 8, 2005
microprocessors can share a single QPUC as shown in
Figure 3.
Parallel
The parallel mode allows the
µP to write the I and Q
samples directly to the FIFO holding registers. The parallel
input format is selected when Serial control (0x11, bit 15) is
low. The normal
µP write order is the Q sample, Control
word 0x1, followed by the I sample, Control word 0x0.
Writing to Control word 0x0 generates the update strobe to
move the data from the FIFO holding register into the first
location of the I/Q FIFO. The first location of the I/Q FIFO is
available for read back. The
µP can perform back-to-back
write accesses to Control words 0x1 and 0x0, but must
maintain four fCLK periods between accesses to the same
address. This limits the maximum
µP write access rate for
an I/ Q sample pair to 104MHz/4 = 26MHz. The Read/Write
format for a parallel data transfer is shown in Figure 4
FIFO
The FIFO provides the interface and data storage between
the input source and the shaping filter or FM modulator. The
FIFO can hold up to seven I /Q sample pairs. The block
diagram is shown in Figure 6.
The input source to the FIFO is selected by Serial control
(15). The FIFO pointer is incremented every time data is
written into the FIFO. The transferring of data into the FIFO
does not occur until both I and Q have been received when
the sample data is input in a serial fashion. When the
sample data is input in a parallel fashion, the transferring of
data into the FIFO occurs when the
µP writes to Control
Word 0 (I data).
While the input source determines the write rate, the
shaping filter determines the read rate. The maximum read
rate occurs when the shaping filter constraints for Data
Span (DS) and Interpolation Phases (IP) equal four. For a
clock rate of 104MHz, the maximum read rate is
determined by fCLK/(DS)(IP), which is 104MHz/16 =
6.5MHz. See the Shaping Filter Section for more details.
When the Shaping Filter requires another data sample, a
request is made to the FIFO for data and the FIFO pointer
is decremented. Figure 5 indicates the timing of a request
for data from the Shaping filter to the actual appearance of
data at the FIFO output. An “empty” FIFO detection causes
zero valued data to be entered into the shaping filter. The
FIFO can be forced to enter zero valued data by setting the
on-line mode to false. The on-line mode is enabled by Main
control (0xc, bit 6). A “full” FIFO detection prevents data
from being pushed out of the FIFO before the filter requests
it. Writing to a full FIFO is treated as an error condition that
will result in a soft reset of the channel to prevent
transmission of erroneous data over the air. The full FIFO
channel reset can be disabled by control word 0x0c, bit 1.
A programmable FIFO depth threshold sets when the
FIFORDY signal is asserted, alerting the data source that
more data is required. The FIFORDY signal assists the
data source in maintaining the desired FIFO data depth.
The data FIFO depth threshold for both I and Q inputs is set
by Main control (0xc, bits 10:8). The SAMPLE CLK may be
used instead of FIFORDY to indicate when data has been
transferred from the FIFO to the shaping filter. See the pin
description table for additional details and Figure 5 for the
input data latency.
FIGURE 3. MULTIPLE CONFIGURATIONS
µP
SCLKX
FSRX
SDX
MASTER
QPUC
ISL5217
SYNCO
SLAVE
QPUC
ISL5217
UPDX
SLAVE
QPUC
ISL5217
SLAVE
QPUC
ISL5217
UPDX
UPDX
µP
SCLKX
FSRX
SDX
CHANNEL 0
QPUC
ISL5217
µP
SCLKX
FSRX
SDX
µP
SCLKX
FSRX
SDX
µP
SCLKX
FSRX
SDX
CHANNEL 1
CHANNEL 2
CHANNEL 3
UPDX
RDMODE
RD
WR
A<6:0>
CLK
01
FIGURE 4. PARALLEL DATA TRANSFER
P<15:0>
00
01
00
Q
I
Q
I
01
00
Q
I
ISL5217


类似零件编号 - ISL5217_05

制造商部件名数据表功能描述
logo
Intersil Corporation
ISL5217EVAL1 INTERSIL-ISL5217EVAL1 Datasheet
766Kb / 43P
   Quad Programmable Up Converter
logo
Renesas Technology Corp
ISL5217EVAL1 RENESAS-ISL5217EVAL1 Datasheet
1Mb / 43P
   Quad Programmable Up Converter
logo
Intersil Corporation
ISL5217KI INTERSIL-ISL5217KI Datasheet
766Kb / 43P
   Quad Programmable Up Converter
logo
Renesas Technology Corp
ISL5217KI RENESAS-ISL5217KI Datasheet
1Mb / 43P
   Quad Programmable Up Converter
ISL5217KIZ RENESAS-ISL5217KIZ Datasheet
1Mb / 43P
   Quad Programmable Up Converter
More results

类似说明 - ISL5217_05

制造商部件名数据表功能描述
logo
Renesas Technology Corp
ISL5217 RENESAS-ISL5217 Datasheet
1Mb / 43P
   Quad Programmable Up Converter
logo
Intersil Corporation
ISL5217 INTERSIL-ISL5217 Datasheet
766Kb / 43P
   Quad Programmable Up Converter
logo
Texas Instruments
GC5016 TI-GC5016 Datasheet
760Kb / 88P
[Old version datasheet]   WIDEBAND QUAD DIGITAL DOWN CONVERTER/ UP CONVERTER
logo
ETA SOLUTIONS CO. LIMIT...
ETA1013 ETA-ETA1013 Datasheet
212Kb / 1P
   12W Output Power, Programmable Frequency up to 1MHz Step-Up Converter
logo
STMicroelectronics
TDA7565 STMICROELECTRONICS-TDA7565_10 Datasheet
211Kb / 19P
   Quad power amplifier with integrated step-up converter
logo
ams AG
AS1352 AMSCO-AS1352_1 Datasheet
307Kb / 10P
   Programmable Quad LDO
logo
National Semiconductor ...
DS32EV400 NSC-DS32EV400 Datasheet
1Mb / 16P
   Programmable Quad Equalizer
logo
ams AG
AS1352 AMSCO-AS1352 Datasheet
160Kb / 2P
   Programmable Quad LDO
logo
National Semiconductor ...
DS32EV400 NSC-DS32EV400_08 Datasheet
963Kb / 18P
   Programmable Quad Equalizer
logo
Texas Instruments
DS64EV400 TI1-DS64EV400_15 Datasheet
3Mb / 22P
[Old version datasheet]   Programmable Quad Equalizer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com