数据搜索系统,热门电子元器件搜索 |
|
74F280 数据表(PDF) 2 Page - Fairchild Semiconductor |
|
74F280 数据表(HTML) 2 Page - Fairchild Semiconductor |
2 / 6 page www.fairchildsemi.com 2 Unit Loading/Fan Out Truth Table H = HIGH Voltage Level L = LOW Voltage Level Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. Pin Names Description U.L. Input IIH/IIL HIGH/LOW Output IOH/IOL I0–I8 Data Inputs 1.0/1.0 20 µA/−0.6 mA ∑ O Odd Parity Output 50/33.3 −1 mA/20 mA ∑ E Even Parity Output 50/33.3 −1 mA/20 mA Number of Outputs HIGH Inputs ∑ Even ∑ Odd I0–I8 0, 2, 4, 6, 8 H L 1, 3, 5, 7, 9 L H |
类似零件编号 - 74F280 |
|
类似说明 - 74F280 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |