数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MC10E196 数据表(PDF) 1 Page - ON Semiconductor

部件名 MC10E196
功能描述  5V ECL Programmable Delay Chip
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ONSEMI [ON Semiconductor]
网页  http://www.onsemi.com
标志 ONSEMI - ON Semiconductor

MC10E196 数据表(HTML) 1 Page - ON Semiconductor

  MC10E196_06 Datasheet HTML 1Page - ON Semiconductor MC10E196_06 Datasheet HTML 2Page - ON Semiconductor MC10E196_06 Datasheet HTML 3Page - ON Semiconductor MC10E196_06 Datasheet HTML 4Page - ON Semiconductor MC10E196_06 Datasheet HTML 5Page - ON Semiconductor MC10E196_06 Datasheet HTML 6Page - ON Semiconductor MC10E196_06 Datasheet HTML 7Page - ON Semiconductor MC10E196_06 Datasheet HTML 8Page - ON Semiconductor MC10E196_06 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 12 page
background image
© Semiconductor Components Industries, LLC, 2006
November, 2006 − Rev. 9
1
Publication Order Number:
MC10E196/D
MC10E196, MC100E196
5VECL Programmable
Delay Chip
Description
The MC10E/100E196 is a programmable delay chip (PDC)
designed primarily for very accurate differential ECL input edge
placement applications.
The delay section consists of a chain of gates and a linear ramp delay
adjust organized as shown in the logic symbol. The first two delay
elements feature gates that have been modified to have delays
1.25 and 1.5 times the basic gate delay of approximately 80 ps. These
two elements provide the E196 with a digitally-selectable resolution
of approximately 20 ps. The required device delay is selected by the
seven address inputs D[0:6], which are latched on chip by a high signal
on the latch enable (LEN) control.
The FTUNE input takes an analog voltage and applies it to an
internal linear ramp for reducing the 20 ps Least Significant Bit (LSB)
minimum resolution still further. The FTUNE input is what
differentiates the E196 from the E195.
An eighth latched input, D7, is provided for cascading multiple
PDC’s for increased programmable range. The cascade logic allows
full control of multiple PDC’s, at the expense of only a single added
line to the data bus for each additional PDC, without the need for any
external gating.
The VBB pin, an internally generated voltage supply, is available to
this device only. For single-ended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB
and VCC via a 0.01 mF capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, VBB should be left open.
The 100 Series contains temperature compensation.
Features
2.0 ns Worst Case Delay Range
≈20 ps/Delay Step Resolution
Linear Input for Tighter Resolution
>1.0 GHz Bandwidth
On Chip Cascade Circuitry
PECL Mode Operating Range: VCC = 4.2 V to 5.7 V
with VEE = 0 V
NECL Mode Operating Range: VCC = 0 V
with VEE = −4.2 V to −5.7 V
Internal Input 50 kW Pulldown Resistors
ESD Protection: Human Body Model; > 1 kV,
Machine Model; > 75 V
Meets or Exceeds JEDEC Spec EIA/JESD78 IC
Latchup Test
Moisture Sensitivity Level: Pb = 1; Pb−Free = 3
For Additional Information, see Application Note
AND8003/D
Flammability Rating: UL 94 V−0 @ 1.125 in,
Oxygen Index: 28 to 34
Transistor Count = 425 devices
Pb−Free Packages are Available*
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
MARKING DIAGRAM*
xxx
= 10 or 100
A
= Assembly Location
WL
= Wafer Lot
YY
= Year
WW
= Work Week
G
= Pb−Free Package
PLCC−28
FN SUFFIX
CASE 776
MCxxxE196FNG
AWLYYWW
1
http://onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 10 of this data sheet.
ORDERING INFORMATION


类似零件编号 - MC10E196_06

制造商部件名数据表功能描述
logo
ON Semiconductor
MC10E196 ONSEMI-MC10E196 Datasheet
148Kb / 7P
   PROGRAMMABLE DELAY CHIP
1996 REV 2
More results

类似说明 - MC10E196_06

制造商部件名数据表功能描述
logo
ON Semiconductor
MC10E195 ONSEMI-MC10E195_16 Datasheet
183Kb / 11P
   5V ECL Programmable Delay Chip
July, 2016 ??Rev. 11
MC10E195 ONSEMI-MC10E195_06 Datasheet
150Kb / 11P
   5V ECL Programmable Delay Chip
November, 2006 ??Rev. 10
MC10EP195 ONSEMI-MC10EP195_14 Datasheet
156Kb / 19P
   ECL Programmable Delay Chip
June, 2014 ??Rev. 19
MC100EP195B ONSEMI-MC100EP195B_14 Datasheet
147Kb / 17P
   3.3V ECL Programmable Delay Chip
June, 2014 ??Rev. 2
MC10EP195 ONSEMI-MC10EP195_06 Datasheet
220Kb / 20P
   3.3V ECL Programmable Delay Chip
December, 2006 ??Rev. 16
MC100EP195B ONSEMI-MC100EP195B Datasheet
189Kb / 17P
   3.3V ECL Programmable Delay Chip
September, 2008 ??Rev. 1
MC100EP195FA ONSEMI-MC100EP195FA Datasheet
127Kb / 20P
   3.3V ECL Programmable Delay Chip
October, 2004 ??Rev. 13
MC100EP196B ONSEMI-MC100EP196B_14 Datasheet
165Kb / 18P
   ECL Programmable Delay Chip With FTUNE
June, 2014 ??Rev. 2
MC100EP196A ONSEMI-MC100EP196A Datasheet
158Kb / 18P
   3.3 V ECL Programmable Delay Chip
September, 2006 ??Rev. 0
logo
RCD COMPONENTS INC.
EC3A-1 RCD-EC3A-1 Datasheet
974Kb / 1P
   PROGRAMMABLE ECL DELAY LINES
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com