数据搜索系统,热门电子元器件搜索 |
|
AD9246BCPZRL7-80 数据表(PDF) 7 Page - Analog Devices |
|
AD9246BCPZRL7-80 数据表(HTML) 7 Page - Analog Devices |
7 / 44 page AD9246 Rev. A | Page 7 of 44 SWITCHING SPECIFICATIONS AVDD = 1.8 V, DRVDD = 2.5 V, unless otherwise noted. Table 4. AD9246BCPZ-80 AD9246BCPZ-105 AD9246BCPZ-125 Parameter1 Temp Min Typ Max Min Typ Max Min Typ Max Unit CLOCK INPUT PARAMETERS Conversion Rate, DCS Enabled Full 20 80 20 105 20 125 MSPS Conversion Rate, DCS Disabled Full 10 80 10 105 10 125 MSPS CLK Period Full 12.5 9.5 8 ns CLK Pulse Width High, DCS Enabled Full 3.75 6.25 8.75 2.85 4.75 6.65 2.4 4 5.6 ns CLK Pulse Width High, DCS Disabled Full 5.63 6.25 6.88 4.28 4.75 5.23 3.6 4 4.4 ns DATA OUTPUT PARAMETERS Data Propagation Delay (tPD)2 Full 3.1 3.9 4.8 3.1 3.9 4.8 3.1 3.9 4.8 ns DCO Propagation Delay (tDCO) Full 4.4 4.4 4.4 ns Setup Time (tS) Full 4.9 5.7 3.4 4.3 2.6 3.5 ns Hold Time (tH) Full 5.9 6.8 4.4 5.3 3.7 4.5 ns Pipeline Delay (Latency) Full 12 12 12 cycles Aperture Delay (tA) Full 0.8 0.8 0.8 ns Aperture Uncertainty (Jitter, tJ) Full 0.1 0.1 0.1 ps rms Wake-Up Time3 Full 350 350 350 μs OUT-OF-RANGE RECOVERY TIME Full 2 2 3 Cycles SERIAL PORT INTERFACE4 SCLK Period (tCLK) Full 40 40 40 ns SCLK Pulse Width High Time (tHI) Full 16 16 16 ns SCLK Pulse Width Low Time (tLO) Full 16 16 16 ns SDIO to SCLK Setup Time (tDS) Full 5 5 5 ns SDIO to SCLK Hold Time (tDH) Full 2 2 2 ns CSB to SCLK Setup Time (tS) Full 5 5 5 ns CSB to SCLK Hold Time (tH) Full 2 2 2 ns 1 See AN-835, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions. 2 Output propagation delay is measured from CLK 50% transition to DATA 50% transition, with 5 pF load. 3 Wake-up time is dependent on the value of the decoupling capacitors, values shown with 0.1 μF capacitor across REFT and REFB. 4 See Figure 57 and the Serial Port Interface (SPI) section. TIMING DIAGRAM CLK+ DCO DATA N N+ 1 N+ 2 N+ 3 N+ 4 N+ 5 N+ 6 N+ 7 N+ 8 N – 12 N – 11 N – 10 N – 9 N – 8 N – 7 N – 6 N – 5 N – 4 N – 13 CLK– tCLK tPD tS tH tDCO tCLK tA Figure 2. Timing Diagram |
类似零件编号 - AD9246BCPZRL7-80 |
|
类似说明 - AD9246BCPZRL7-80 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |