数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SN74F109D 数据表(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
部件名 SN74F109D
功能描述  DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

SN74F109D 数据表(HTML) 1 Page - Texas Instruments

  SN74F109D Datasheet HTML 1Page - Texas Instruments SN74F109D Datasheet HTML 2Page - Texas Instruments SN74F109D Datasheet HTML 3Page - Texas Instruments SN74F109D Datasheet HTML 4Page - Texas Instruments SN74F109D Datasheet HTML 5Page - Texas Instruments SN74F109D Datasheet HTML 6Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 1 / 6 page
background image
SN54F109, SN74F109
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SDFS047A – MARCH 1987 – REVISED OCTOBER 1993
Copyright
© 1993, Texas Instruments Incorporated
2–1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Package Options Include Plastic
Small-Outline Packages, Ceramic Chip
Carriers, and Standard Plastic and Ceramic
300-mil DIPs
description
These devices contain two independent J-K
positive-edge-triggered flip-flops. A low level at
the preset (PRE) or clear (CLR) inputs sets or
resets the outputs regardless of the levels of the
other inputs. When PRE and CLR are inactive
(high), data at the J and K input meeting the
setup-time requirements are transferred to the
outputs on the positive-going edge of the clock
pulse. Clock triggering occurs at a voltage level
and is not directly related to the rise time of the
clock pulse. Following the hold time interval, data
at the J and K inputs may be changed without
affecting the levels at the outputs. These versatile
flip-flops can perform as toggle flip-flops by
grounding K and trying J high. They also can
perform as D-type flip-flops if J and K are tied
together.
The SN54F109 is characterized for operation over
the full military temperature range of – 55
°C to
125
°C. The SN74F109 is characterized for
operation from 0
°C to 70°C.
FUNCTION TABLE
INPUTS
OUTPUTS
PRE
CLR
CLK
J
K
Q
Q
L
H
X
X
X
H
L
H
LX
X
X
L
H
L
LX
X
X
H†
H†
H
H
LL
L
H
H
H
H
L
Toggle
H
H
LH
Q0
Q0
H
H
HH
H
L
H
H
L
X
X
Q0
Q0
† The output levels are not guaranteed to meet the minimum
levels for VOH. Furthermore, thisconfigurationisnonstable;
that is, it will not persist when PRE or CLR returns to its
inactive (high) level.
SN54F109 ...J PACKAGE
SN74F109 ...D OR N PACKAGE
(TOP VIEW)
SN54F109 . . . FK PACKAGE
(TOP VIEW)
32
1 20 19
910 11 12 13
4
5
6
7
8
18
17
16
15
14
2J
2K
NC
2CLK
2PRE
1K
1CLK
NC
1PRE
1Q
NC – No internal connection
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
1CLR
1J
1K
1CLK
1PRE
1Q
1Q
GND
VCC
2CLR
2J
2K
2CLK
2PRE
2Q
2Q
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.


类似零件编号 - SN74F109D

制造商部件名数据表功能描述
logo
Texas Instruments
SN74F109D TI1-SN74F109D Datasheet
563Kb / 15P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74F109DR TI1-SN74F109DR Datasheet
563Kb / 15P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74F109DRE4 TI1-SN74F109DRE4 Datasheet
563Kb / 15P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74F109DRG4 TI1-SN74F109DRG4 Datasheet
563Kb / 15P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results

类似说明 - SN74F109D

制造商部件名数据表功能描述
logo
Texas Instruments
CD54ACT109 TI-CD54ACT109_08 Datasheet
349Kb / 11P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54109 TI-SN54109 Datasheet
271Kb / 7P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT109 TI-CD54ACT109 Datasheet
337Kb / 10P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54F109 TI1-SN54F109_15 Datasheet
563Kb / 15P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC109NSR TI1-SN74HC109NSR Datasheet
855Kb / 19P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74LS109 TI1-SN74LS109_V01 Datasheet
409Kb / 12P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
2022
74AC11109 TI-74AC11109 Datasheet
89Kb / 7P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS109A TI1-SN54ALS109A_15 Datasheet
1Mb / 19P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS109A TI-SN54ALS109A Datasheet
138Kb / 9P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Hitachi Semiconductor
HD74LS109A HITACHI-HD74LS109A Datasheet
68Kb / 6P
   Dual J-K Positive-edge-triggered Flip-Flops(with Preset and Clear)
More results


Html Pages

1 2 3 4 5 6


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com