数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

74HC174PW 数据表(PDF) 2 Page - NXP Semiconductors

部件名 74HC174PW
功能描述  Hex D-type flip-flop with reset; positive-edge trigger
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

74HC174PW 数据表(HTML) 2 Page - NXP Semiconductors

  74HC174PW Datasheet HTML 1Page - NXP Semiconductors 74HC174PW Datasheet HTML 2Page - NXP Semiconductors 74HC174PW Datasheet HTML 3Page - NXP Semiconductors 74HC174PW Datasheet HTML 4Page - NXP Semiconductors 74HC174PW Datasheet HTML 5Page - NXP Semiconductors 74HC174PW Datasheet HTML 6Page - NXP Semiconductors 74HC174PW Datasheet HTML 7Page - NXP Semiconductors 74HC174PW Datasheet HTML 8Page - NXP Semiconductors 74HC174PW Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 13 page
background image
1998 Jul 08
2
Philips Semiconductors
Product specification
Hex D-type flip-flop with reset; positive-edge trigger
74HC/HCT174
FEATURES
• Six edge-triggered D-type flip-flops
• Asynchronous master reset
• Output capability: standard
• ICC category: MSI
GENERAL DESCRIPTION
The 74HC/HCT174 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT174 have six edge-triggered D-type
flip-flops with individual D inputs and Q outputs. The
common clock (CP) and master reset (MR) inputs load and
reset (clear) all flip-flops simultaneously.
The register is fully edge-triggered. The state of each D
input, one set-up time prior to the LOW-to-HIGH clock
transition, is transferred to the corresponding output of the
flip-flop.
A LOW level on the MR input forces all outputs LOW,
independently of clock or data inputs.
The device is useful for applications requiring true outputs
only and clock and master reset inputs that are common to
all storage elements.
QUICK REFERENCE DATA
GND = 0 V; Tamb=25 °C; tr =tf = 6 ns
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW):
PD =CPD × VCC2 × fi +∑ (CL × VCC2 × fo) where:
fi = input frequency in MHz
fo = output frequency in MHz
∑ (CL × VCC2 × fo) = sum of outputs
CL = output load capacitance in pF
VCC = supply voltage in V
2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
tPHL/ tPLH
propagation delay
CL = 15 pF; VCC =5 V
CP to Qn
17
18
ns
MR to Qn
13
17
ns
fmax
maximum clock frequency
99
69
MHz
CI
input capacitance
3.5
3.5
pF
CPD
power dissipation
capacitance per flip-flop
notes 1 and 2
17
17
pF


类似零件编号 - 74HC174PW

制造商部件名数据表功能描述
logo
Nexperia B.V. All right...
74HC174PW NEXPERIA-74HC174PW Datasheet
255Kb / 14P
   Hex D-type flip-flop with reset; positive-edge trigger
Rev. 6 - 1 September 2021
74HC174PW-Q100 NEXPERIA-74HC174PW-Q100 Datasheet
730Kb / 16P
   Hex D-type flip-flop with reset; positive-edge trigger
74HC174PW-Q100 NEXPERIA-74HC174PW-Q100 Datasheet
252Kb / 14P
   Hex D-type flip-flop with reset; positive-edge trigger
Rev. 2 - 26 February 2021
More results

类似说明 - 74HC174PW

制造商部件名数据表功能描述
logo
Integral Corp.
IN74LV174 INTEGRAL-IN74LV174 Datasheet
50Kb / 6P
   Hex D-type flip-flop with reset; positive edge-trigger
logo
KODENSHI_AUK CORP.
KK74LV174 KODENSHI-KK74LV174 Datasheet
294Kb / 6P
   Hex D-type flip-flop with reset; positive edge-trigger
logo
Nexperia B.V. All right...
74HC174-Q100 NEXPERIA-74HC174-Q100 Datasheet
730Kb / 16P
   Hex D-type flip-flop with reset; positive-edge trigger
logo
NXP Semiconductors
74LV174 PHILIPS-74LV174 Datasheet
121Kb / 14P
   Hex D-type flip-flop with reset; positive-edge trigger
1998 May 20
logo
Nexperia B.V. All right...
74HCT174-Q100 NEXPERIA-74HCT174-Q100 Datasheet
252Kb / 14P
   Hex D-type flip-flop with reset; positive-edge trigger
Rev. 2 - 26 February 2021
74HCT174 NEXPERIA-74HCT174 Datasheet
255Kb / 14P
   Hex D-type flip-flop with reset; positive-edge trigger
Rev. 6 - 1 September 2021
logo
NXP Semiconductors
74HC273-Q100 NXP-74HC273-Q100 Datasheet
147Kb / 19P
   Octal D-type flip-flop with reset; positive-edge trigger
Rev. 1-19 June 2013
logo
Nexperia B.V. All right...
74LVC273-Q100 NEXPERIA-74LVC273-Q100 Datasheet
715Kb / 16P
   Octal D-type flip-flop with reset; positive-edge trigger
logo
NXP Semiconductors
74AHC273 PHILIPS-74AHC273 Datasheet
92Kb / 20P
   Octal D-type flip-flop with reset; positive-edge trigger
1999 Sep 01
logo
Nexperia B.V. All right...
74HC175-Q100 NEXPERIA-74HC175-Q100 Datasheet
747Kb / 18P
   Quad D-type flip-flop with reset; positive-edge trigger
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com