数据搜索系统,热门电子元器件搜索 |
|
74HC112N 数据表(PDF) 4 Page - NXP Semiconductors |
|
74HC112N 数据表(HTML) 4 Page - NXP Semiconductors |
4 / 15 page 1998 Jun 10 4 Philips Semiconductors Product specification Dual JK flip-flop with set and reset; negative-edge trigger 74HC/HCT112 Fig.4 Functional diagram. FUNCTION TABLE Note 1. If nSD and nRD simultaneously go from LOW to HIGH, the output states will be unpredictable. H = HIGH voltage level h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP transition L = LOW voltage level l = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition q = lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW CP transition X = don’t care ↓ = HIGH-to-LOW CP transition OPERATING MODE INPUTS OUTPUTS nSD nRD nCP nJ nK nQ nQ asynchronous set L H X X X H L asynchronous reset H L X X X L H undetermined L L X X X H L toggle H H ↓ hh qq load “0” (reset) H H ↓ lh L H load “1” (set) H H ↓ hl H L hold “no change” H H ↓ ll q q Fig.5 Logic diagram (one flip-flop). |
类似零件编号 - 74HC112N |
|
类似说明 - 74HC112N |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |