74ALS112AD datasheet(7/10 Pages) PHILIPS

部件名	74ALS112AD

功能描述	Dual J-K negative edge-triggered flip-flop

Download	10 Pages

Scroll/Zoom	100%

制造商	PHILIPS [NXP Semiconductors]

网页	http://www.nxp.com

标志

7 / 10 page

Philips Semiconductors

Product specification

74ALS112A

Dual J-K negative edge-triggered flip-flop

1996 Jun 27

7

TEST CIRCUIT AND WAVEFORMS

tw

90%

VM

10%

90%

VM

10%

90%

VM

10%

90%

VM

10%

NEGATIVE

PULSE

POSITIVE

PULSE

tw

AMP (V)

0.3V

tTHL (tff)

INPUT PULSE REQUIREMENTS

Rep.Rate

tw

tTLH

tTHL

1MHz

500ns

2.0ns

Input Pulse Definition

VCC

Family

74ALS

D.U.T.

PULSE

GENERATOR

RL

CL

RT

VIN

VOUT

Test Circuit for Totem-pole Outputs

DEFINITIONS:

RL = Load resistor;

see AC electrical characteristics for value.

CL = Load capacitance includes jig and probe capacitance;

see AC electrical characteristics for value.

RT = Termination resistance should be equal to ZOUT of

pulse generators.

tTHL (tf )

tTLH (tr )

AMP (V)

Amplitude

3.5V

1.3V

VM

SC00005

类似零件编号 - 74ALS112AD

制造商	部件名	数据表	功能描述
NXP Semiconductors	74ALS11A	77Kb / 7P	Triple 3-Input AND gate 1991 Feb 08
	74ALS11AD	77Kb / 7P	Triple 3-Input AND gate 1991 Feb 08
	74ALS11AN	77Kb / 7P	Triple 3-Input AND gate 1991 Feb 08

More results

类似说明 - 74ALS112AD

制造商	部件名	数据表	功能描述
Texas Instruments	SN74F112NSR	627Kb / 13P	[Old version datasheet] DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
NXP Semiconductors	74F112	83Kb / 10P	Dual J-K negative edge-triggered flip-flop 1990 Feb 09
Mitsubishi Electric Sem...	M74LS73AP	220Kb / 4P	DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH RESET
Texas Instruments	CD54AC112	903Kb / 15P	[Old version datasheet] DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
Fairchild Semiconductor	DM74ALS109A	55Kb / 6P	Dual J-K Positive-Edge-Triggered Flip-Flop
Texas Instruments	SN54LS112A	1Mb / 20P	[Old version datasheet] DUAL J-K NEGATIVE-EDGE TRIGGERED FLIP-FLOPS
	74ACT11112	75Kb / 5P	[Old version datasheet] DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
	SN74F112	73Kb / 5P	[Old version datasheet] DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
	SN74LVC112A	292Kb / 13P	[Old version datasheet] DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
	74ACT11112	214Kb / 8P	[Old version datasheet] DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET