CD74ACT109M96E4 datasheet(2/10 Pages) TI

部件名	CD74ACT109M96E4

功能描述	DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

Download	10 Pages

Scroll/Zoom	100%

制造商	TI [Texas Instruments]

网页	http://www.ti.com

标志

2 / 10 page

CD54ACT109, CD74ACT109

DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS

WITH CLEAR AND PRESET

SCHS327 – JANUARY 2003

2

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

logic diagram, each flip-flop (positive logic)

PRE

CLK

J

CLR

Q

C

K

TG

C

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, VCC

–0.5 V to 6 V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input clamp current, IIK (VI < 0 V or VI > VCC) (see Note 1)

±20 mA

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Output clamp current, IOK (VO < 0 V or VO > VCC) (see Note 1)

±50 mA

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Continuous output current, IO (VO > 0 V or VO < VCC)

±50 mA

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Continuous current through VCC or GND

±100 mA

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Package thermal impedance,

θJA (see Note 2): E package

67

°C/W

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

M package

73

°C/W

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Storage temperature range, Tstg

–65

°C to 150°C

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES:

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

TA = 25°C

–55

°C to

125

°C

–40

°C to

85

°C

UNIT

MIN

MAX

MIN

MAX

MIN

MAX

VCC

Supply voltage

4.5

5.5

4.5

5.5

4.5

5.5

V

VIH

High-level input voltage

2

V

VIL

Low-level input voltage

0.8

V

VI

Input voltage

0

VCC

0

VCC

0

VCC

V

VO

Output voltage

0

VCC

0

VCC

0

VCC

V

IOH

High-level output current

–24

mA

IOL

Low-level output current

24

mA

∆t/∆v

Input transition rise or fall rate

10

ns/V

NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,

Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

类似零件编号 - CD74ACT109M96E4

制造商	部件名	数据表	功能描述
Texas Instruments	CD74ACT109M96E4	349Kb / 11P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

More results

类似说明 - CD74ACT109M96E4

制造商	部件名	数据表	功能描述
Texas Instruments	CD54ACT109	349Kb / 11P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	SN54109	271Kb / 7P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
	SN54F109	563Kb / 15P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	SN74HC109NSR	855Kb / 19P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	SN74LS109	409Kb / 12P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR 2022
	74AC11109	89Kb / 7P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	SN54ALS109A	1Mb / 19P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	SN54F109	109Kb / 6P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
	SN54ALS109A	138Kb / 9P	[Old version datasheet] DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Hitachi Semiconductor	HD74LS109A	68Kb / 6P	Dual J-K Positive-edge-triggered Flip-Flops(with Preset and Clear)