数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SN74GTLP1395PWE4 数据表(PDF) 9 Page - Texas Instruments

部件名 SN74GTLP1395PWE4
功能描述  TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

SN74GTLP1395PWE4 数据表(HTML) 9 Page - Texas Instruments

Back Button SN74GTLP1395PWE4 Datasheet HTML 5Page - Texas Instruments SN74GTLP1395PWE4 Datasheet HTML 6Page - Texas Instruments SN74GTLP1395PWE4 Datasheet HTML 7Page - Texas Instruments SN74GTLP1395PWE4 Datasheet HTML 8Page - Texas Instruments SN74GTLP1395PWE4 Datasheet HTML 9Page - Texas Instruments SN74GTLP1395PWE4 Datasheet HTML 10Page - Texas Instruments SN74GTLP1395PWE4 Datasheet HTML 11Page - Texas Instruments SN74GTLP1395PWE4 Datasheet HTML 12Page - Texas Instruments SN74GTLP1395PWE4 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 21 page
background image
SN74GTLP1395
TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS
WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SCES349C – JUNE 2001 – REVISED NOVEMBER 2001
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
skew characteristics over recommended ranges of supply voltage and operating free-air
temperature, VREF = 1 V, standard lumped loads (CL = 30 pF for B port and CL = 50 pF for Y port)
(unless otherwise noted)(see Figure 1)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
EDGE RATE‡
MIN
MAX
UNIT
tsk(LH)§
A
B
Slow
0.3
ns
tsk(HL)§
A
B
Slow
0.4
ns
tsk(LH)§
A
B
Fast
0.3
ns
tsk(HL)§
A
B
Fast
0.3
ns
tsk(LH)§
B
Y
0.4
ns
tsk(HL)§
B
Y
0.2
ns
§
A
B
Slow
1.8
tsk(t)§
A
B
Fast
1.5
ns
()
B
Y
1
tsk(prLH)¶
A
B
Slow
0.7
ns
tsk(prHL)¶
A
B
Slow
2
ns
tsk(prLH)¶
A
B
Fast
0.5
ns
tsk(prHL)¶
A
B
Fast
1.7
ns
tsk(prLH)¶
B
Y
1.2
ns
tsk(prHL)¶
B
Y
1.6
ns
† Actual skew values between GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.
‡ Slow (ERC = L) and Fast (ERC = H)
§ tsk(LH)/tsk(HL) and tsk(t) – Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all
outputs with the same packaged device. The specifications are given for specific worst-case VCC and temperature and apply to any outputs
switching in the same direction either high to low [tsk(HL)] or low to high [tsk(LH)] or in opposite directions, both low to high and high to low [tsk(t)].
¶ tsk(prLH)/tsk(prHL) – The magnitude of the difference in propagation delay times between corresponding terminals of two logic devices when both
logic devices operate with the same supply voltages and at the same temperature, and have identical package types, identical specified loads,
and identical logic functions. Furthermore, these values are provided by SPICE simulations.


类似零件编号 - SN74GTLP1395PWE4

制造商部件名数据表功能描述
logo
Texas Instruments
SN74GTLP1395PWE4 TI1-SN74GTLP1395PWE4 Datasheet
917Kb / 24P
[Old version datasheet]   TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS
More results

类似说明 - SN74GTLP1395PWE4

制造商部件名数据表功能描述
logo
Texas Instruments
SN74GTLP21395 TI-SN74GTLP21395 Datasheet
438Kb / 21P
[Old version datasheet]   TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SN74GTLP1394 TI1-SN74GTLP1394_15 Datasheet
890Kb / 23P
[Old version datasheet]   2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SN74GTLP1394 TI-SN74GTLP1394_07 Datasheet
741Kb / 25P
[Old version datasheet]   2-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY
SN74GTLP22033 TI1-SN74GTLP22033 Datasheet
645Kb / 21P
[Old version datasheet]   8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
SN74GTLP22034 TI-SN74GTLP22034 Datasheet
366Kb / 20P
[Old version datasheet]   8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
SN74GTLP2033 TI-SN74GTLP2033 Datasheet
367Kb / 15P
[Old version datasheet]   8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
SN74GTLP2034 TI-SN74GTLP2034 Datasheet
435Kb / 21P
[Old version datasheet]   8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH
SN74GTLP1395PWRG4 TI1-SN74GTLP1395PWRG4 Datasheet
917Kb / 24P
[Old version datasheet]   TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS
logo
Fairchild Semiconductor
GTLP10B320 FAIRCHILD-GTLP10B320 Datasheet
261Kb / 12P
   10-Bit LVTTL/GTLP Transceiver with Split LVTTL Port and Feedback Path
GTLP1B151 FAIRCHILD-GTLP1B151 Datasheet
112Kb / 7P
   1-Bit LVTTL/GTLP Transceiver with Separate LVTTL Port and Feedback Path
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


数据表 下载

Go To PDF Page


链接网址




隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com