CS61305A datasheet(11/44 Pages) CIRRUS

部件名	CS61305A

功能描述	T1/E1 LINE INTERFACE

Download	44 Pages

Scroll/Zoom	100%

制造商	CIRRUS [Cirrus Logic]

网页	http://www.cirrus.com

标志

11 / 44 page

Transmit All Ones Select

The transmitter provides for all ones insertion at

the frequency of ACLKI. Transmit all ones is se-

lected when TAOS goes high, and causes

continuous ones to be transmitted on the line

(TTIP and TRING). In this mode, the TPOS and

TNEG (or TDATA) inputs are ignored. A TAOS

request will be ignored if remote loopback is in

effect. ACLKI jitter will be attenuated. TAOS is

not available on the CS61305A when ACLKI is

grounded.

Jitter Attenuator

The jitter attenuator is designed to reduce wander

and jitter in the transmit clock signal. It consists

of a 192 bit FIFO, a crystal oscillator, a set of

load capacitors for the crystal, and control logic.

The jitter attenuator exceeds the jitter attenuation

requirements of Publications 43802 and REC.

G.742. A typical jitter attenuation curve is shown

in Figure 10.

The jitter attenuator works in the following man-

ner. Data on TPOS and TNEG (or TDATA) are

269 ns

244 ns

194 ns

219 ns

488 ns

Nominal Pulse

0

10

50

80

90

100

110

120

-10

-20

Percent of

nominal

peak

voltage

Figure 9. Mask of the Pulse at the 2048 kbps Interface

Fo r c o ax i a l c a bl e,

75

Ω

load

an d

transformer specified

in Application Section.

For shielded twisted

pair, 120

Ω load and

transformer specified

in Application Section.

Nominal peak voltage of a mark (pulse)

2.37 V

3 V

Peak voltage of a space (no pulse)

0

±0.237 V

0

±0.30 V

Nominal pulse width

244 ns

Ratio of the amplitudes of positive and negative

pulses at the center of the pulse interval

0.95 to 1.05*

Ratio of the widths of positive and negative

pulses at the nominal half amplitude

0.95 to 1.05*

* When configured with a 0.47

µF nonpolarized capacitor in series with the TX transformer

primary as shown in Figures A1, A2 and A3.

Table 4. CCITT G.703 Specifications

Frequency in Hz

0

10

20

30

40

50

60

1

10

100

1 k

10 k

b) Maximum

Attenuation

Limit

AT&T 62411

Requirements

a) Minimum Attenuation Limit

Measured Performance

Figure 10. Typical Jitter Attenuation Curve

CS61305A

DS157PP3

11

类似零件编号 - CS61305A

制造商	部件名	数据表	功能描述
Cirrus Logic	CS61304A	354Kb / 32P	T1/E1 Line Interface
Cirrus Logic	CS61304A-IL	354Kb / 32P	T1/E1 Line Interface

More results

类似说明 - CS61305A

制造商	部件名	数据表	功能描述
Cirrus Logic	CS61304A	354Kb / 32P	T1/E1 Line Interface
List of Unclassifed Man...	CS61577-IL1	632Kb / 44P	T1/E1 LINE INTERFACE
Cirrus Logic	CS61535A	415Kb / 36P	T1/E1 Line Interface
	CS61574A	463Kb / 34P	T1/E1 Line Interface
	CS61577	438Kb / 30P	T1/E1 Line Interface
	CS61535A	664Kb / 48P	T1/E1 LINE INTERFACE
	CS61577	632Kb / 44P	T1/E1 LINE INTERFACE
	CS61574A	651Kb / 44P	T1/E1 LINE INTERFACE
	CS61584A	1,010Kb / 54P	DUAL T1/E1 LINE INTERFACE
Allied Components Inter...	ATE-4207I	317Kb / 1P	T1/E1/CEPT Line Interface