数据搜索系统,热门电子元器件搜索 |
|
CS4361-CZZ 数据表(PDF) 11 Page - Cirrus Logic |
|
CS4361-CZZ 数据表(HTML) 11 Page - Cirrus Logic |
11 / 23 page CS4361 DS672A2 11 3. TYPICAL CONNECTION DIAGRAM DEM/SCLK 14 Audio Data Processor External Clock MCLK GND CS4361 SDIN1 LRCK VL AOUT1 6 2 5 7 1 0.1 µF + 1µF 19 Audio Output +3.3 V to +5 V 3.3 µF 10 k Ω C 470 Ω + R+ 470 C= 4 πFs(R 470) Rext ext ext 0.1 µF 33µF 10 VQ FILT+ 11 Note* Note* = This circuitry is intended for applications where the CS4361 connects directly to an unbalanced output of the design. For internal routing applications please see the DAC analog output characteristics for loading limitations. For best 20 kHz response SDIN2 3 SDIN3 4 20 MUTEC AOUT2 18 AOUT3 17 AOUT4 16 AOUT5 13 AOUT6 12 Optional Muting Circuit RST 8 µControler MODE 9 +1.8 V to +5 V VA 15 VL GND LRCK LJ RJ16 RJ24 I2S MCLK µF *3.3 µF *10 *Popguard ramp can be adjusted by selecting this capacitor value to be 3.3 µF to give 250 ms ramp time or 10 µF to give a 420 ms ramp time. or Figure 6. Recommended Connection Diagram |
类似零件编号 - CS4361-CZZ |
|
类似说明 - CS4361-CZZ |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |