CD74HC4015M datasheet(4/5 Pages) TI

部件名	CD74HC4015M

功能描述	High Speed CMOS Logic Dual 4-Stage Static Shift Register

Download	5 Pages

Scroll/Zoom	100%

制造商	TI [Texas Instruments]

网页	http://www.ti.com

标志

4 / 5 page

4

Prerequisite for Switching Speciﬁcations

PARAMETER

SYMBOL

VCC (V)

25oC

-40oC TO 85oC

-55oC TO 125oC

UNITS

MIN

MAX

MIN

MAX

MIN

MAX

Maximum Clock

Frequency

fMAX

2

6

-5-4-

MHz

4.5

30

-

24

-

20

-

MHz

6

35

-

28

-

24

-

MHz

Clock Pulse Width

tW

2

80

-

100

-

120

-

ns

4.5

16

-

20

-

24

-

ns

6

14-17

-20-

ns

MR Pulse Width

tW

2

150

-

190

-

225

-

ns

4.5

30

-

38

-

45

-

ns

6

26-33

-38-

ns

MR Recovery Time

tREC

2

50-65

-75-

ns

4.5

10

-

13

-

15

-

ns

6

9

-

11

-

13

-

ns

Set-up Time,

Data-In to CP

tSUL, tSUH

2

60-75

-90-

ns

4.5

12

-

15

-

18

-

ns

6

10-13

-15-

ns

Hold Time,

Data-In to CP

tH

2

0

-0-0-

ns

4.5

0

-

0

-

0

-

ns

6

0

-0-0-

ns

Switching Speciﬁcations Input tr, tf = 6ns

PARAMETER

SYMBOL

TEST

CONDITIONS

VCC

(V)

25oC

-40oC TO 85oC

-55oC TO 125oC

UNITS

MIN

TYP

MAX

MIN

MAX

MIN

MAX

Propagation Delay (Figure 1)

tPLH,

tPHL

CL = 50pF

2

-

175

-

220

-

270

ns

Clock to Qn

4.5

-

35

-

44

-

54

ns

CL =15pF

5

-

14

-

ns

CL = 50pF

6

-

30

-

37

-

46

ns

MR to Qn, (Clock High)

tPLH,

tPHL

CL = 50pF

2

-

275

-

345

-

415

ns

4.5

-

55

-

64

-

83

ns

CL =15pF

25

-

ns

CL = 50pF

6

-

47

-

54

-

71

ns

MR to Qn, (Clock Low)

tPLH,

tPHL

CL = 50pF

2

-

325

-

400

-

490

ns

4.5

-

65

-

81

-

98

ns

CL =15pF

25

-

ns

CL = 50pF

6

-

55

-

69

-

83

ns

Output Transition Time

(Figure 1)

tTLH,tTHL CL = 50pF

2

-

75

-

95

-

110

ns

4.5

-

15

-

19

-

22

ns

6

-

13

-

16

-

19

ns

Input Capacitance

CIN

CL = 50pF

-

10

-

10

-

10

pF

Maximum Clock Frequency

fMAX

CL =15pF

5

-

60

-

MHz

Power Dissipation

Capacitance

(Notes 2, 3)

CPD

CL =15pF

5

-

43

-

pF

NOTES:

2. CPD is used to determine the dynamic power consumption, per shift register.

3. PD = VCC

2 f

i + ∑ CL VCC

2 where f

i = Input Frequency, CL = Output Load Capacitance, VCC = Supply Voltage.

CD54HC4015, CD74HC4015

类似零件编号 - CD74HC4015M

制造商	部件名	数据表	功能描述
Texas Instruments	CD74HC4015M	266Kb / 10P	[Old version datasheet] High Speed CMOS Logic Dual 4-Stage Static Shift Register
	CD74HC4015M	377Kb / 11P	[Old version datasheet] High Speed CMOS Logic Dual 4-Stage Static Shift Register
	CD74HC4015ME4	266Kb / 10P	[Old version datasheet] High Speed CMOS Logic Dual 4-Stage Static Shift Register
	CD74HC4015MG4	266Kb / 10P	[Old version datasheet] High Speed CMOS Logic Dual 4-Stage Static Shift Register

More results

类似说明 - CD74HC4015M

制造商	部件名	数据表	功能描述
Texas Instruments	CD54HC4015	377Kb / 11P	[Old version datasheet] High Speed CMOS Logic Dual 4-Stage Static Shift Register
	CD74HC4015	38Kb / 6P	[Old version datasheet] High Speed CMOS Logic Dual 4-Stage Static Shift Register
	CD54HC4015	266Kb / 10P	[Old version datasheet] High Speed CMOS Logic Dual 4-Stage Static Shift Register
Unisonic Technologies	UCD4015B	229Kb / 8P	CMOS Dual 4-Stage Static Shift Register
Unisonic Technologies	UCD4015B	230Kb / 9P	CMOS DUAL 4-STAGE STATIC SHIFT REGISTER
Texas Instruments	CD4015B	521Kb / 11P	[Old version datasheet] CMOS Dual 4-Stage Static Shift Register
Unisonic Technologies	UCD4015	229Kb / 8P	CMOS Dual 4-Stage Static Shift Register
	UCD4015	229Kb / 8P	CMOS Dual 4-Stage Static Shift Register
	UCD4015B	229Kb / 8P	CMOS Dual 4-Stage Static Shift Register
Texas Instruments	CD4015B	884Kb / 15P	[Old version datasheet] CMOS Dual 4-stage Static Shift Register