数据搜索系统,热门电子元器件搜索 |
|
AD5383 数据表(PDF) 1 Page - Analog Devices |
|
AD5383 数据表(HTML) 1 Page - Analog Devices |
1 / 40 page 32-Channel, 3 V/5 V, Single-Supply, 12-Bit, Voltage Output DAC AD5383 Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved. FEATURES Guaranteed monotonic INL error: ±1 LSB max On-chip 1.25 V/2.5 V, 10 ppm/°C reference Temperature range: –40°C to +85°C Rail-to-rail output amplifier Power-down mode Package type: 100-lead LQFP (14 mm × 14 mm) User Interfaces: Parallel Serial (SPI®/QSPI™/MICROWIRE™/DSP compatible, featuring data readback) I2C® compatible INTEGRATED FUNCTIONS Channel monitor Simultaneous output update via LDAC Clear function to user programmable code Amplifier boost mode to optimize slew rate User programmable offset and gain adjust Toggle mode enables square wave generation Thermal monitor APPLICATIONS Variable optical attenuators (VOA) Level setting (ATE) Optical micro-electro-mechanical systems (MEMS) Control systems Instrumentation FUNCTIONAL BLOCK DIAGRAM R R VOUT0 DAC 0 DAC REG 0 INPUT REG 0 12 12 12 12 12 12 m REG 0 c REG 0 1.25V/2.5V REFERENCE POWER-ON RESET R R VOUT1 VOUT2 VOUT3 VOUT4 VOUT5 DAC 1 DAC REG 1 INPUT REG 1 12 12 12 12 12 12 m REG 1 c REG 1 R R VOUT6 DAC 6 DAC REG 6 INPUT REG 6 12 12 12 12 12 12 m REG 6 c REG 6 R R VOUT7 VOUT8 DAC 7 DAC REG 7 INPUT REG 7 12 12 12 12 12 12 m REG 7 c REG 7 ×4 FIFO + STATE MACHINE + CONTROL LOGIC INTERFACE CONTROL LOGIC DB11/(DIN/SDA) DB10/(SCLK/SCL) DB9/(SPI/I2C) DB8 A4 A0 REG 0 REG 1 RESET BUSY CLR MON_IN1 MON_IN2 MON_IN3 MON_IN4 PD SER/PAR FIFO EN CS/(SYNC/AD0) WR/(DCEN/AD1) SDO 36-TO-1 MUX VOUT 0………VOUT 31 MON_OUT LDAC VOUT31 DVDD (×3) DGND (×3) AVDD (×4) AGND (×4) DAC GND (×4) REFGND REFOUT/REFIN SIGNAL GND (×4) AD5383 DB0 Figure 1. |
类似零件编号 - AD5383 |
|
类似说明 - AD5383 |
|
|
链接网址 |
隐私政策 |
ALLDATASHEETCN.COM |
ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |